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ABSTRACT
Carbon nanotube eld-eect transistors (CNFETs) are considered to be promising can-
didate beyond the conventional CMOSFET due to their higher current drive capability,
ballistic transport, lesser power delay product and higher thermal stability. CNFETs
show great potential to build digital systems on advanced technology nodes with big
benets in terms of power, performance and area (PPA). Hence, there is a great need to
develop proven models and CAD tools for performance evaluation of CNFET-based cir-
cuits. CNFETs specic parameters, such as number of tubes, pitch (spacing between the
tubes) and diameter of CNTs determine current driving capability, speed, power con-
sumption and area of circuits and play a signicant role in accurate PPA evaluation.
Furthermore, count and density variations in carbon nanotubes (CNTs) due to man-
ufacturing limitations, like the presence of metallic tubes in the CNFET channel, pose
major obstacles to robust and energy-ecient CNFET digital circuit designs and degrade
the anticipated PPA benets. CNFET-based circuits can suer from large performance
variations and reduction in functional yield due to these variations in CNFETs. More-
over, modeling the CNFET parameters, CNT variations and etching techniques for CNTs
create additional complexity during performance optimization. Hence, for realistic op-
timization of CNFET circuit’s performance, it is imperative to incorporate the impact of
these parameters and variations.
We present a capacitance-based Logical Eort (LE) framework to investigate design is-
i
sues of high-speed and low-power circuit designs implemented by considering specic
requirements and challenges of the CNFET technology. The LE technique is widely
recognized as a pedagogical method to quickly estimate and optimize the propagation
delay and transition time in CMOS circuits equivalently without performing transient
simulations and detailed delay calculations. In this thesis, we propose novel delay mod-
els [Pitch-Aware Logical Eort (PALE) and Position-Aware Pitch Factor (PAPF)] for fast
and accurate performance evaluation by including the impact due to CNFET-specic
parameters and CNT variations.
1. Ideal case (CNTs variations are not considered):
During our research on CNFET-based circuits, we analyzed the impact of CNFET
specic parameters, such as CNTs count, diameter and spacing between tubes,
on the performance of CNFET-based circuits. The screening eect is critical to
take into account for accurate performance evaluation. Hence, PALE model is
developed by extending LE formulation to include inuence of CNFET specic
parameters.
2. Realistic case (CNTs variations are considered):
We have studied CNFET-based logic gates and circuits in the presence of major
CNTs variations using Monte Carlo simulations. The removal of the initially
present unwanted metallic tubes, by the known processing techniques, causes
non-uniformity of CNT density in the channel. Such variations in the number
of CNTs impact circuit performance and functional yield. We develop variation-
aware model (PAPF) based on LE technique to include impact of CNTs variations
on the delay of large CNFET-based circuits.
Our developed models are correlated with SPICE simulations using dierent types of
ii
gates and circuits with an average error of 3% and 5% for ideal and realistic cases respec-
tively. Our framework is capable of estimating performance more than 100x faster as
compared to SPICE simulations methods.
Furthermore, using our models (PALE and PAPF), we present an optimization tool to
minimize the area and delay product (ADP) of CNFET circuits. We deploy circuit-level
techniques (CLT) prior to the optimizing the tubes (CNTs) in the logic gates to achieve
highly optimized solution with global approach. For better optimization of the circuits,
the impact of wire parasitic in estimating the delay of the individual gates is included as
well. Our optimization tool results in maximum and average delay improvement by 27%
and 17% respectively, and 2.5X reduction in area for standard ISCAS and OpenSPARC
benchmark circuits. Fast and fairly accurate delay computation in our optimization
framework oers great runtime benets as compared to state-of-the-art SPICE simu-
lation and statistical-based methods.
Finally, we propose more accurate probabilistic model for yield estimation which in-
corporates the impact of screening eect on the functional yield after the removal of
metallic tubes.
Overall, the objective of this thesis is to develop comprehensive LE-based framework
and optimization tool and methodology which comprehend CNFET specic parameters
for accurate performance evaluation as well as estimation of delay, power, functional
yield and do ADP optimization in presence of CNTs variations. Our models are easily
scalable to future technology nodes.
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CHAPTER 1
INTRODUCTION
1.1 BEYOND CMOS
Over the past few decades, Silicon MOSFET circuits have experienced remarkable im-
provements in terms of both integration density and operating frequency. The CMOS di-
mensional and functional scaling has enabled broadening spectrum of new applications
and technology realm through increased performance and complexity. But now, dimen-
sional scaling of CMOS is experiencing saturation and these devices are approaching
physical and technological limits due to variation in process parameters, short channel
eects and reliability challenges, resulting in an exponential increase in leakage power,
large deviations in the performance of the circuits and other technical limitations. Sev-
eral new information processing devices and microarchitectures for both existing and
new functions are being explored to continue the pace of historical integrated circuit
scaling. Hence, it is becoming critical to come up with novel devices to address needs
for new paradigms for system architecture, technologies where multiple functions are
intended to be integrated, information processing and memory. The technological ma-
turity, long term potential to address these new challenges and other scientic risks
related to these emerging devices and novel architecture may delay their acceptance
and future development by semiconducting industry. It has been discussed in IRDS,
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these challenges have some potential solutions and can be addressed by focusing on two
focus areas: 1) Novel architecture development and extending functionality in CMOS,
referred as “More Moore”, and 2) Exploration of new devices to address needs for new
information paradigm, referred as “Beyond CMOS”. Figure 1.1 demonstrates the rela-
tionship between these focus areas. The trend shows that it is hard for saturating More
Moore technology to meet demands for new market segments and to address higher
performance and eciency requirements for novel computing paradigm and applica-
tions pulls (e.g., big data, IoT, articial intelligence, autonomous systems, high-speed
computing), there is absolute need to focus on Beyond CMOS with emerging material,
devices/process and architecture [1].
Figure 1.1: Relationship of More Moore, Beyond CMOS, and Novel Computing
Paradigms and Applications [1].
1.2 CHALLENGES
The major bottlenecks to widely acceptance of beyond-CMOS devices are associated
with challenges in memory technologies, power and performance requirements of logic
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devices, and heterogeneous integration of multi-domain components.
The requirements of the emerging memory devices is to combine the superior fea-
tures of present memory in manufacturing technology compatible with the CMOS pro-
cess ow, and is also scalable beyond the limits of current SRAM and FLASH technology.
This would laid the foundation for memory devices that can be manufactured for either
standalone or embedded applications. The mere scaling of devices doesn’t provide e-
cient solution to enhance the ability of an MPU to run programs, as its limited by the
interaction between memory and processor. Increasing the memory of MPU cache is
the most feasible solution, but it increases the SRAM area on a MPU chip. However,
increase in the area would impact the net delay impacting the overall throughput. The
other external storage media with slower operation such as magnetic hard drives, op-
tical CD also need attention. Development of high speed and high density non-volatile
memory would create a revolution in the computer architecture.
Second challenge is maintain the scalability of CMOS logic technology below 10nm.
As the miniaturization of strained silicon MOSFET channel reaches saturation, there is a
need for alternative materials for continuing performance gains. The promising materi-
als to substitute CMOS devices include strained Ge, SiGe, III-V compound semiconduc-
tors, and carbon materials. However, the fabrication of non-silicon materials introduces
very dicult challenges such as fabrication of defect free channel and source/drain re-
gions, minimizing the tunneling in narrow bandgap channel materials, and compatibility
with high-k gate materials. Moreover, continuing the desired reduction in leakage cur-
rent and power dissipation with these nano-scaled CMOS can be challenging. This can
be achieved only with the new materials while minimizing the variations in the critical
parameters that can impact the power and performance of these devices.
The exploration of new devices beyond silicon transistors can serve as novel logic
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switches as a replacement for silicon devices. However, the potential devices need to
meet following requirements:
Figure 1.2: Options for Emerging Memory Devices [1].
1. High device density and reduction in cost, which is not achievable by further scal-
ing of CMOS counterparts;
2. Increased switching speed, either through improvement in drive current or reduc-
tion in switched capacitance;
3. Larger reduction in dynamic or leakage power consumption compared to CMOS
devices;
4. The methods to process information that cannot be achieved by existing CMOS
devices. The Figure 1.3 demonstrates options for potential systematic transition
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from CMOS to devices which have very dierent structure, materials, or operation
as compared to CMOS [1].
Figure 1.3: Options for Emerging Logic Devices [1].
1.3 CARBON NANOTUBE FETS (CNFETS)
As one of the promising emerging devices, CNFETs address most of the fundamental
limitations for traditional silicon devices. CNFET uses a Single-walled Carbon Nanotube
(SWCNT) as channel material. The operation of CNFET like Schottky barrier transistors
with nearly transparent barriers to carrier injection, which is demonstrated for both N
and P type transport. There is no inversion layers of carriers required to allow current
ow, since these are intrinsic semiconductors and do not need to be doped in the tra-
ditional way. The carriers are injected from metal contacts due to lowering of energy
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barrier in CNFET channel by the gate eld. The control electrode (gate) is placed above
the conduction channel and which is separated from it by a thin layer of dielectric (gate
oxide). Figure 1.4 shows the side and top view of a CNFET where an array of six single-
walled CNTs is used as a channel material.
Figure 1.4: (a) Side view of a CNFET layout (b) Top view of CNFET layout with array of
six CNTs.
Over the past decade, signicant research has been made to understand and enhance
device performance in CNTFETs. These key points of the research are discussed as
follows [1].
1. The demonstration of an eective contact length of 0 nm with reasonable perfor-
mance by realizing end-bonded contacts [11] as shown in Figure 1.5.
2. The impact of contact scalability in CNFETs, which is discussed in reference [25]
and shown in Figure 1.6.
3. The performance is maintained as the channel length is scaled down to 9 nm with
no short channel eects [27], as shown in Figure 1.7.
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Figure 1.5: Molybdenum (Mo) end-contacted SWCNT or SWNT transistors. Figures are
showing the conversion from a side-bonded contact (a), where the SWCNT is partially
covered by Mo, to end-bonded contact (b), where the SWCNT is attached to the bulk Mo
electrode through carbide bonds while the C atoms from originally covered portion of
the SWCNT uniformly diuse out into the Mo electrode [11].
Figure 1.6: CNT Contact resistance with channel length [25].
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Figure 1.7: CNFET cross section with 9nm channel length and Ion/Io f f for CNFET with
channel length 9nm [27].
4. The fabrication of complementary gate-all-around (GAA) FETs [26], shown in Fig-
ure 1.8.
5. The realization of an CNFET, showing radio-frequency performance with intrinsic
cut-o ( fT ) frequency of 153 GHz [58].
6. The fabrication of CMOS inverters and pass-transistor logic using non-doped CNTs
with operating voltage of 0.4 V [24].
7. The very rst realization of a Carbon nanotube computer composed of 178 FETs
[57] as shown in Figure 1.9.
8. The reduction in variability in CNFETs is shared in [12].
9. The origins of hysteresis in CNFETs are studied in [44].
10. The demonstration of CNFETs with ON-current of 0.5 mA/µm [10] as shown in
Figure 1.10.
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Figure 1.8: Carbon nanotube transistor with ideal gate-all-around geometry. (a) Cross-
sectional schematic of the device illustrating how the GAA-CNT channel is suspended
across the Si trench and contacted on either side by Pd source/drain. Cross-sectional
Transmission Electron Microscope (TEM) images of (b) an array of CNTs with GAA and
(c) a higher magnication of a GAA with the CNT visible in the center [26].
Figure 1.9: The fabrication ow for CNFET-based computer. The steps 1–4 prepare the
nal substrate for circuit fabrication, steps 5–8 transfer the CNTs from the quartz wafer
(where highly aligned CNTs are grown) to the nal SiO2 substrate and steps 9–11 con-
tinue nal device fabrication on the nal substrate [57].
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Figure 1.10: (a) Schematic of SWCNT FET architecture (not to scale). (b) Schematic
of PFO-BPy-wrapped SWCNT arrays. (c) Top-down scanning electron micrograph of
SWCNTs spanning Pd electrodes of a 240 nm Lch SWCNT FET (scale bar = 100 nm) [10].
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There is good progress has been made towards overcoming the challenges related to
CNT material and other characteristics [64], which includes the need to achieve puried
and sorted semiconducting CNTs growth with a relatively uniform diameter distribution
and then position the CNTs into aligned fashion, the arrays of CNTs with consistent
pitch and closely packed as shown in Figure 1.11. There is more work needed to achieve a
target purity of 99.9999% semiconducting CNTs and placement density of >125 CNTs/µm
(<8 nm pitch) at large scale. Furthermore, there is need for further research toward
improving other device-level aspects, including further reduction of contact resistance
eects at small contact lengths, including reduction in variability, improved control of
gate dielectric interfaces and properties. The experimental study of devices and circuits
fabrication using the most scaled and relevant device structures and materials is required
to be conducted [1]. In summary, CNFETs have exhibited some of the most substantial
potential in high performance, low-voltage, sub-10 nm scaled transistor applications but
there is still more work needed to address some of the challenges.
The eective usage of CNFETs in logic gates and circuits requires further research
and development in performance models and CAD tools development. CNFET technol-
ogy needs ecient and accurate industry standard methods for robust circuit design and
PPA (Power, Performance and Area) optimization in early design stage, which need to
comprehend, 1) CNFET-specic parameters 2) CNT variations, and 3) Fast and accurate
shift-left approach to help with timely design convergence.
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Figure 1.11: Aligned growth of CNTs. (a) Optical image of aligned CNTs grown on
quartz and (b) a higher resolution AFM image. (c) SEM image of CNT-FETs fabricated
from aligned CNTs and (d) electrical characteristics of an inverter fabricated with aligned
CNTs [23] [52] [64].
1.4 RESEARCH CONTRIBUTIONS
The key contributions of my research are as follows:
1.4.1 Extending Logical Eort model for CNFET-based circuits (Ideal case)
CNFET-specic additional parameters such as number of tubes, pitch (spacing between
tubes), tube position and diameter in array of tubes play a signicant role in accurate
Power Performance and Area (PPA) evaluation. The charge screening eect at smaller
pitch values degrades the performance of CNFET-based circuits signicantly. In early
design phase, when physical design is not available, there is need for models to predict
delay of CNFET circuits to meet certain performance requirements. Standard Logical Ef-
fort (LE) calculates delay for CMOS-based designs and we extend LE model to do delay
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analysis for CNFET-based circuits by considering CNT count (number of tubes), spacing
and how it translates into delay calculations. First, the standard CMOS Logical Eort is
evaluated to calculate delay in CNFET circuits. Existing standard LE model cannot com-
prehend charge screening and number of CNTs in CNFET channel and gives an average
error in delay up to 55% in comparison with SPICE simulation. Further, the impact of
dierent number of CNTs and spacing between them (with charge screening) on CN-
FET capacitance is studied for wide range of CNT pitch and count. The Pitch-Aware
Logical Eort (PALE) model is developed by incorporating the eect of CNFET-specic
parameters, including of the development of reference inverter and Technology param-
eter for CNFET. Our developed empirical model (PALE) is correlated well with SPICE
simulations with an average error of 3% for representative CNFET gates and circuits.
Our model is signicant faster (25X) as compared to SPICE simulation methods.
1.4.2 Logical Eort based variation aware model (realistic case)
The CNT variations from m-CNT removal and density or spacing between CNTs (CNT
count variations) impact performance, power and yield of CNFET-based circuits. We
develop closed-form Position-Aware Pitch-Factor (PAPF) model for performance evalu-
ation of large CNFET-based circuits in the presence of imperfection. Monte Carlo simu-
lation methods are used to study the impact of these variations on CNFET capacitance
and delay for samples of gates and circuits for dierent CNT removal techniques. Our
developed PAPF model is validated using SPICE simulations methods with average delta
around 5% for standard benchmarks circuits. Our PAPF model provides signicant run-
time benet as compared to SPICE and Monte Carlo simulation methods without much
impact on accuracy.
13
1.4.3 Area and Delay Optimization of CNFET-based circuits
Furthermore, we develop an optimization tool using PALE and PAPF models based on
LSGS algorithm by incorporating CNFET-specic parameters and CNTs count varia-
tions, to minimize the area and delay product (ADP) of CNFET circuits. We integrate
standard circuit-level techniques (CLT); FO optimization and sizing of gates, used prior
to optimizing the CNTs under delay constraint, in the logic gates to achieve highly op-
timized solution with global approach. For better optimization of the circuits, we also
include the impact of wire parasitic using Rent's Rule method in estimating the delay of
the individual gates. For standard ISCAS and OpenSPARC benchmark circuits, we have
investigated that our optimization tool results in maximum and average delay improve-
ment by 27% and 17% respectively, and 2.5X reduction in area. Fast and fairly accurate
delay computation in our optimization framework provides great runtime benets as
compared to state of-the-art SPICE simulation and statistical-based methods.
1.4.4 CNT Position-Aware Yield Estimation model
The existing yield models have limitations and do not include the screening eect and
actual position of the CNTs in the channel during yield estimation. Therefore, the pre-
dicted functional yield may not be accurate. In this work, we propose more accurate
probabilistic yield model based on conditional probability, which uses the enhanced de-
lay models to account for the screening eect and position of CNTs in the presence of
CNT density and count variations at smaller CNT pitch. To estimate yield for CNT pitch
greater than 6nm, probabilistic yield model proposed by [7] is used. Our proposed model
is correlated within 1% with Monte Carlo simulations at small pitch values for CNFET
gates and circuits and oers signicant runtime benet.
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1.5 OUTLINE
The rest of the thesis is organized as follow:
Chapter 2 introduces CNFET specic parameters, CNFET gate capacitance model, charge
screening eect, advantages and challenges faced by CNFET and techniques to remove
metallic tubes.
Chapter 3 describes the Logical Eort (LE) background, its benets and limitations in
CMOS LE models. Then it focuses on the development of LE models for CNFET tech-
nology with charge screening eect considering all semiconducting tubes.
Chapter 4 provides the details on the development of Logical Eort based framework
to evaluate the performance of CNFET-based circuits in the presence of metallic tubes
and density variations.
Chapter 5 discusses the development of early design optimization framework to mini-
mize area and delay product (ADP) for CNFET-based circuits, by optimizing the number
of tubes and performing circuit-level techniques (CLT).
Chapter 6 focuses on the analysis of the yield of CNET-based circuits and propose method-
ology for accurate yield estimation with screening eect by considering the actual posi-
tion of tubes into account.
Chapter 7 concludes the thesis with summary of work and also suggesting future work.
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CHAPTER 2
CNFET TECHNOLOGY, ADVANTAGES AND DIS-ADVANTAGES
In this chapter, we discuss technology specic parameters, CNFET capacitances, Advan-
tages and limitations about CNFETs.
2.1 ADVANTAGES OF CNFETS
Silicon MOSFET circuits have experienced tremendous improvements in terms of both
performance and integration density over the past few decades. However, now, conven-
tional silicon-CMOS devices are approaching their physical and technological limits due
to variation in process parameters and other short channel eects. Also, transistor scal-
ing faces signicant challenges especially with continuously increasing energy/power
dissipation [39] [67]. Carbon-based materials such as Carbon Nanotubes (CNTs) have
drawn considerable attention due to superior electrical, thermal, and mechanical prop-
erties [21]. Hence, Carbon Nanotube Field-Eect Transistor (CNFET) has been consid-
ered as one of new promising devices for post silicon era. CNFET is characterized by
ultra-long mean-free-path (MFP) for elastic scattering similar for electrons and holes,
high Fermi velocity, easy integration of high-k dielectric material, and other excellent
device characteristics [53]. Stanford engineers built rst basic computer chip success-
fully and demonstrated advantages of CNFET technology [57]. It is observed by Deng et
al. [20] [66] that electrical properties of CNFET are not exactly same as of CMOS due to
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unique CNFET device parameters and characteristics (numbers and diameter of CNTs,
position and spacing between two CNTs) of CNFET on top of conventional CMOS spe-
cic parameters like node voltage, threshold voltage and gate width which eects I-V
characteristics of a transistor. The most prominent advantages of CNFETs over other
options for aggressively scaled devices are the room temperature ballistic transport of
charge carriers, the reasonable energy gap, the demonstrated potential to yield high per-
formance at low operating voltage, and scalability to sub-10nm dimensions with minimal
short channel eects [1].
2.2 CNFET SPECIFIC AND TECHNOLOGY PARAMETERS
The delay, power and area of CNFET-based circuits are determined by CNFETs specic
parameters which are explained below. Here, we have included the description of tech-
nology parameters for 32nm, which are used in our experiments.
2.2.1 CNTs array
CNTs are hollow cylindrical nano structures made up of carbon atoms. CNTs with a
single shell of carbon atoms are called Single-Walled carbon nanotubes (SWCNTs) or
simply CNTs. A structure of a CNFET is mostly similar to MOS transistors with a major
dierence being a channel that in CNFET is built with an array of parallel semiconduct-
ing carbon nanotubes (CNTs), referred as Ntur in this thesis. The region of the carbon
nanotube used as a channel is undoped and the regions used as source and drain are
heavily doped.
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2.2.2 Pitch
The distance between the centers of two CNTs is referred as CNT Pitch as shown in Fig-
ure 2.1(b). When spacing of CNTs on channel is too narrow then the gate capacitance is
not proportional to number of the carbon nanotubes and it impacts the gate capacitance.
This eect is called screening eect and details are discussed in Section 2.4.
Figure 2.1: (a) Three-dimensional structure of the devices with multiple channels and
high-k gate dielectric material, and the related parasitic gate capacitances. (b) Cross
section of the channel region and the related gate-to-channel capacitances.
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2.2.3 Diameter
The diameter dCN of a CNT is specied by the chirality vector Ch(n,m) and is shown in
Figure 2.2. Both n and m are positive integers. CNT is metallic if |n − m| is an integer
multiple of 3. Alternatively, if |n−m| is not an integer multiple of 3, SWCNT is a semicon-
ductor [59]. We have considered diameter as 1.5nm, which is optimum diameter value
corresponding to chirality vector (19, 0). Sayed et al. [54] shared simulation results to
show that 1.5nm is optimum value to achieve minimum PDP. Imran et al. [32] discussed
using optimum diameter value as 1.5nm, to achieve better trade-o between bandwidth
and port impedance.
Figure 2.2: The structure of a carbon nanotube with chirality vector Ch(n,m) [59].
2.2.4 Width of CNFET gate
In CNFET, the total area of a channel is determined by the physical gate width (Wg) as
shown in Figure 2.1(b). Wg is determined by the inter-tube pitch, the number of CNTs
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(Ntur), the diameter of CNTs (dCN), and the gate extension beyond the carbon nanotubes
at the two ends of the channel [59]. Due to multiple parallel CNTs in the channel, the
physical channel width can be expressed as product of Ntur and Pitch, which is considered
in our work.
2.2.5 The technology parameters
The description of technology parameters for 32nm which are used in our experiments
is shown in the Table 2.1.
Parameters Value/Range
Supply Voltage 0.9v
Threshold Voltage 0.2v
Gate length 32nm
Gate height 64nm
Pitch [2nm-32nm]
Diameter 1.5nm
Percentage of metallic tubes [0%-25%]
R 8 Ω/µm
C 0.2 fF/µm
Table 2.1: Description of technology parameters
2.3 CNFET GATE CAPACITANCE MODEL
The CNFET 3-D structure is shown in Figure 2.1(a). The capacitance models for CNFET
are taken from Deng et al. [21]. The capacitances associated with CNFET are shown
in Figure 2.1. The dierent components of Cinput_gate are shown in (2.1) and discussed
below.
Cinput_gate = Cgtg + Cgc + Co f (2.1)
where Cgtg is the gate-to-gate, or gate-to-source/drain coupling capacitance, Cgc is
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the gate-to-channel capacitance, and Co f , outer-fringe capacitance.
The Cgtg, is major component of gate capacitance and is calculated using the formula
in [21]. It is separated into two components, the rst component of Cgtg is due to nor-
mal electrical eld between two parallel plates and the second component represents
fringe capacitance between two cylinders. As shown in Figure 2.1(a), this capacitance is
between two metal gates and any impact due to CNTs is very negligible on Cgtg. Cgc is
also referred as intrinsic gate capacitance and dierent components are shown in Fig-
ure 2.1(b). There are two types of Cgc; the Cgc_e is the capacitance of the CNT located
in the edge of the CNFET device and the Cgc_m is the capacitance of the CNT located
in the middle of the CNFET device. The gate capacitance of multi-channel CNFETs is
calculated by considering the coupling capacitance between the gate and one isolated
CNT (Cgc_in f ) and the equivalent capacitance (Cgc_sr) due to charge screening from the
adjacent tubes as given in [21]. The charge screening is discussed in detail in Section
2.4.
For 32nm source/drain length and 64nm gate height, the contribution of Co f , is al-
most negligible as compared to Cgtg and Cgc, and which can be ignored [21] [20].
2.4 CHARGE SCREENING EFFECT
In an array of CNTs that creates a channel for a CNFET, electric eld lines can be
screened due to the proximity of tubes, and that would eect the distribution of charges
among the nanotubes [59]. This eect is called screening eect. It is explained by Deng
et al. in [21] with the help of (2.2).
Cin f ,01 =
1
1
Cin f
+ η1.
1
Csr,1
+ η2.
1
Csr,2
(2.2)
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Figure 2.3: There are identical CNTs in parallel in an array. The coupling capacitance
Cin f ,01 is calculated, by considering the eects of the CNTs around middle tube #1, which
can be lumped into the two nearest CNTs 2 and 3 on both edges. Cin f ,02 and Cin f ,03 are
the equivalent capacitances assuming all the other neighboring CNTs are lumped at the
position of 2 and 3.
where η1 and η2 are dened as ratio of Cin f ,02 and Cin f ,03, respectively, over Cin f ,01,
these are functions of the geometry, the number of the objects of the array, and the po-
sition of the object in the array. Cin f is the capacitance between electrode or gate and
middle tube #1 without considering charge screening of all neighboring tubes. Csr,1 and
Csr,2 are the equivalent capacitances due to the screening eects of edge tubes #2 and
#3, respectively. The Figure 2.3(a) shows N identical tubes in parallel in an array. Fig-
ure 2.3(b) shows a simple representation to explain screening eect and corresponding
coupling capacitances. The charge distribution due to screening eect inuences the
intrinsic capacitance of a CNFET. At smaller pitch, the screening eect becomes signif-
icant and the gate capacitance is not anymore directly proportional to the number of
the CNTs in the channel. Essentially, the charge screening reduces the eective width
of the channel, aects gate to channel electrostatic capacitance, thereby degrading the
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device current. It means the spacing between the adjacent parallel tubes in a CNFET
channel array impacts the drive strength of parallel tube transistors due to the screen-
ing of charge from the adjacent tubes [59]. It is known that tubes present on the edges of
an array have screening from only one side, and tubes in the middle get charge screen-
ing from adjacent CNTs on both sides as shown in Figure 2.3(b). It is observed that the
capacitance of edge tubes is twice that of the middle tubes at smaller inter-CNT pitch
as shown in Fig 2.4. This indicates that screening eect is dominant when tubes are
separated by small distance which degrades both gate capacitance and current in CN-
FETs. To avoid overestimating the circuit performance for high-speed CNFET circuits,
the screening eect needs to be taken into account [21]. Therefore, we have accounted
for screening eect in our proposed models and discussed in detail in section 2.4.
Figure 2.4: Impact of charge screening on gate-to-channel capacitance for middle (Cgc_m)
and edge (Cgc_e) CNTs.
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2.5 THE VARIATIONS AND CHALLENGES IN CNT TECHNOLOGY
It has been discussed that CNFETs are less sensitive to conventional CMOS variations
such as channel length, oxide thickness and threshold voltage variations [49]. We will
discuss CNT-specic variations and consider some of them in our research.
2.5.1 CNT type (m-CNT or s-CNT) variations
SWCNTs can be metallic or semiconducting depending on chirality (dierent ways car-
bon atoms are arranged in CNTs [53]) as shown in Figure 2.2. It is dicult to control
chirality of CNT during growth, so there is no CNT synthesis technique that will guar-
antee to grow 100% s-CNTs (semiconducting tubes). Today’s CNT growth techniques
typically produce 4% to 50% m-CNTs [22] [41] [60] [57]. CNT type variations can lead
to CNFET circuit variations because: a) the electrical properties of m-CNTs and s-CNTs
are very dierent; b) when m-CNTs removal techniques are applied, the number of sur-
viving CNTs can vary signicantly. The m-CNT causes short between the source and
drain of the CNFET, which cannot be controlled by gate terminal anymore. Therefore,
delay, static current, functional yield and power of complementary logic gates and cir-
cuits with pull-up and pull-down networks are greatly impacted by these shorts caused
by presence of m-CNTs. There are techniques proposed [17] [48] [69], to remove m-
CNTs but unfortunately it causes the density variations in the remaining majority of
s-CNTs.
2.5.2 CNT diameter variations
The variations in CNT chairality cause CNT diameter variations, because the diameter
of a CNT is a function of its chirality [53]. The fabrication of CNTs results in the varia-
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tion in the diameter of the tubes where normally fabricated CNTs have diameters within
1nm to 2nm. The diameter variations of CNTs have a Gaussian distribution as shown in
experimental results by [42]. The CNT diameter determines the bandgap of a CNT. Thus,
CNT diameter variations can cause threshold voltage variations. According to Zhang et
al. [72], Hills et al. [31] and Raychowdhury et al. [50], while the on-current (ION) of a CN-
FET with only a single CNT as its channel is highly sensitive to CNT diameter variations.
CNFETs in practical VLSI circuits consist of multiple CNTs to provide sucient drain-
to-source drive current in a CNFET (ION), which is one of the main assumptions in our
work. Thus, the impact of diameter variations is reduced due to statistical averaging as
compared to CNT count and density variations. It is also discussed that variations in ION
and IOFF due to diameter are within the limits of tolerance even in the state-of-the-art
Si process and CNFET structure can tolerate signicant variations in the diameter [50]
as shown in Figure 2.9. Hence, we focus on the CNT count and density variations and
have not considered the impact of diameter variation in this work.
2.5.3 CNT density and Spacing variations
An array of densely packed CNTs in parallel is considered to drive large current require-
ments which cannot be met with single or fewer CNTs. Chemical synthesis techniques
which are used to grow CNTs, do not provide precise control of the individual tube loca-
tions in the array CNTs. The density variations of grown CNTs represent the variations
of inter-CNT spacing during growth and the resulting variations in the CNT count in-
side CNFETs. This variation has been explored by [36] and [48]. The drive current of a
parallel tube CNFET depends upon the gate to channel capacitance as shown in gure
9. The parallel tubes in the CNFET have screening eects on the potential prole in the
gate region and therefore eects the overall gate to channel capacitance of the parallel
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tube CNFET [21]. The amount of screening from adjacent tubes in parallel tube CNFETs
is a function of the spacing between adjacent CNTs. The spacing between adjacent tubes
is inversely proportional to the gate-to-channel capacitance and it has been discussed in
detail in chapter 3. Therefore, less spacing between adjacent CNTs decreases the chan-
nel capacitance which implies a reduction in the drive strength of parallel tube CNFETs.
Moreover, for xed width CNFETs, the variation in the spacing between adjacent tubes
can also result in variation in the density of CNTs. The change in the charge screening
because of change in the spacing and in the density of CNTs, inuence the drive current
of CNFETs greatly. The screening eect becomes prominent for pitch values less than
10nm as it can be seen in Figure 2.5.
Figure 2.5: For CNFET with multiple parallel CNTs, the CNT to CNT screening reduces
both the gate to channel electrostatic capacitance (inset) and the drain current [21].
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2.5.4 Misalignment of CNTs
The lack of precise control on the positioning of CNTs during the fabrication of CNFETs
can result in a misalignment of the tubes (i.e., having a non-zero angle with respect to the
alignment direction) as shown in Figures 2.6 and 2.7. Signicant progress has been made
in the fabrication of aligned CNTs [38] [47]], and less than 0.5% of CNTs fabricated on
the single-crystal quartz substrate are misaligned [36]. The misaligned tubes can cause
either a short between the output and the supply rail, or an incorrect logic function [45]
as shown in Figures 2.6 and 2.7. Such functional failures can be dealt with using special
layout techniques, as previously reported in [45]. The most of the CNTs are aligned to a
single direction in the CNT arrays produced by CNT growth techniques [38] [47]. How-
ever, a small fraction of the CNTs can be misaligned (i.e., having a non-zero angle with
respect to the alignment direction). Such alignment variation causes changes in actual
CNT length in the CNFET channel and also introduces CNT-to-CNT junctions. In the
extreme cases, poor alignment of CNTs can cause functional failures of logic gates [45].
Such functional failures can be dealt with using special layout techniques, as previously
reported in [9] [45].
2.5.5 CNT doping variations
These are variation of doping concentration in the source / drain extension regions of
a CNFET (i.e., the regions of exposed CNTs between the gate and source/drain contacts
in a CNFET).
As shown in Figur 2.9, m-CNTs and CNT density variations are dominant contribu-
tors to the on-current variations. This is because they directly contribute to the number
of conducting CNTs (channels) in a given CNFET. Variations in CNT diameters can result
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Figure 2.6: CNT alignment variation [45].
Figure 2.7: Some CNTs become metallic and cannot be switched ON and OFF. Metallic
tubes removal and misaligned of CNTs [2].
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Figure 2.8: S/D doping [70].
in a signicant change in the on-current of a single CNT. However, statistical averag-
ing eects resulting from the multi-CNT CNFET structure substantially suppress the
overall variations caused by CNT diameter variations. Due to these variations specic
to carbon nanotubes (CNTs), there are challenges to build energy-ecient and robust
CNFET digital VLSI. As shown in Figure 2.9, one of the major contributors of varia-
tions is the unwanted growth of metallic tubes. The current known CNT fabrication
technologies do not result in 100% semiconducting CNTs in the channel. The presence
of metallic tubes creates a short between the drain and source terminals of the tran-
sistor and impacts performance and functional yield of CNT based gates. CNT density
variation can potentially cause complete failure of CNFETs in cases when there is no
s-CNT between drain and source. Therefore, modeling, understanding and mitigating
the impact of these variations are critical. To address fabrication issues related to un-
wanted m-CNTs in CNFETs, two techniques were proposed, 1) Removal of unwanted
tubes by Selective Chemical Etching (SCE) [69], and 2) VLSI Compatible Metallic Car-
bon Nanotube Removal (VMR) [48]. Both tube removal techniques (SCE) and (VMR),
will remove close to 100%, of metallic tubes, but unfortunately, will also remove some
of needed semiconducting tubes. In this work, we consider removal of unwanted tubes
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Figure 2.9: σ(ION)/ION of minimum-width n-type CNFET caused by dierent variation
sources [70].
using both SCE and VMR. The large performance variations are observed after the re-
moval of tubes in the CNFET-based circuits and sometimes it can create open-circuit
gates (worst-case) or short-circuit, when the removal process cannot remove all metallic
tubes.
Figure 2.10: VLSI Compatible Metallic CNT Removal (VMR).
2.6 SUMMARY AND CONCLUSION
Carbon nanotube eld-eect transistors (CNFETs) show great potential to build digital
systems on advanced technology nodes with big benets in terms of power, performance
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Figure 2.11: Selective Chemmical Etching (SCE).
and area (PPA). However, CNFETs specic additional features such as number of tubes,
pitch (spacing between tubes), tube position and diameter in array of tubes play a sig-
nicant role in accurate PPA evaluation. Furthermore, count and density variations in
Carbon nanotubes (CNTs) due to manufacturing limitations, like presence of metallic
tubes in the CNFET channel, degrades the anticipated PPA benets. Moreover, mod-
eling the CNFET parameters, CNT variations and etching techniques for CNTs create
additional complexity during performance optimization. Hence, for realistic optimiza-
tion of CNFET circuit's performance, it is imperative to incorporate the impact of these
parameters and variations. As part of our work, we have presented models, methods
and techniques, which can address some of the challenges faced by CNFET circuits with
reasonable accuracy.
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CHAPTER 3
PITCH-AWARE LOGICAL EFFORT MODEL
Part of this chapter has been published in:
• M. Ali, M. A. Ahmed and M. Chrzanowska-Jeske, "Logical Eort Framework for
CNFET-Based VLSI Circuits for Delay and Area Optimization," in IEEE Transac-
tions on Very Large Scale Integration (VLSI) Systems, March 2019, pp. 573-586.
• M. Ali, M. Ahmed, and M. Chrzanowska-Jeske, “Fast and Accurate Evaluation of
delay in CNFET Circuits,” in 2016 IEEE 16th International Conference on Nan-
otechnology (IEEE-NANO), Aug 2016, pp. 659–662.
• M. Ali, M. Ahmed, and M. Chrzanowska-Jeske, “Stochastic Analysis of CNFET
circuits using Enhanced Logical Eort Model in the Presence of Metallic Tubes,”
in 2014 21st IEEE International Conference on Electronics, Circuits and Systems
(ICECS), Dec 2014, pp. 774–777.
• M. Ali, M. Ahmed, and M. Chrzanowska-Jeske, “Logical Eort model for CNFET-
based circuits,” in 14th IEEE International Conference on Nanotechnology, Aug
2014, pp. 460–465.
The Logical Eort (LE) technique was rst proposed by Sutherland et al. [61] [62]
and it is used in several industry standard computer-aided-design (CAD) tools and other
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applications because of its elegant and simple nature. Due to aggressive time to market
(TTM) requirements for most modern digital CMOS designs, industry is focusing more
and more on shift left techniques, which means there is a great demand to estimate
delays of logic gates and data-paths, even during the primitive design phase, and to
size the logic gates in order to meet the timing requirements for better convergence
and timely sign-o. The sizing of logic gates in order to meet a delay constraints, with
minimal power dissipation has been a key requirement in most digital designs. Hence,
there has been great interest in LE model and signicant research has been done [34] [35]
[43] [51] to improve LE model for MOSFET applications. Kim et al. [37] discussed very
basic design methodology using CMOS-based LE model in CNFETs without considering
CNFET specic parameters and CNT variations.
The focus of most of the models and methods developed for performance evaluation
of CNFET-based circuits, is SPICE like transient and MC-based simulations, which are
very computation intensive for large circuits and result in very long simulation runtime.
Hence, there is a great need to develop robust models to quickly estimate and optimize
delay, without performing long SPICE simulations and detailed delay calculations. There
have been several methods developed in CMOS technology for quick and early estima-
tions of performance and power. There has been research conducted to improve Logical
Eort model in CMOS technology. In this chapter, we discuss the background of industry
standard Logical Eort (LE) model, its advantages, and limitations in CNFET technology.
The design methodology is discussed using Logical Eort in CNFET without considering
CNT specic parameters in [37] and CNFET specic parameters are not modeled in LE
framework which impact the performance signicantly. These parameters are discussed
in section 2.2. We discuss development of proposed LE models for CNFET technology
for ideal cases (considering screening eect with no CNT variations) and realistic cases
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(with CNT density and metallic tube variations). We also present correlation of devel-
oped models using SPICE simulation methods.
3.1 THE STANDARD LOGICAL EFFORT MODEL
The Logical Eort (LE) technique is widely recognized as a pedagogical method to quickly
estimate and optimize, without performing long SPICE simulations and detailed delay
calculations, single paths by modelling equivalently propagation delay and transition
time in CMOS circuits. In order to meet a delay constraint by sizing gates with minimal
power dissipation has been a key requirement in most digital designs. Logical Eort
model provides designers an elegant and intuitive solution in estimating gate delay in
early design phase. First, we discuss standard LE model for CMOS. The propagation
delay of a gate is represented as:
tp = (g.h + p).τ0 (3.1)
tp = d.τ0 (3.2)
where τ0 is the intrinsic delay of a reference inverter without parasitic. tp is propagation
delay (also referred as absolute delay) and d is normalized delay of a gate and is given
as:
dnorm = (g.h + p) (3.3)
where g is the Logical Eort of the gate, h is the electrical eort, Cout/Cin, and p is the
parasitic (or self-loading) delay. The parameter g represents the input capacitance re-
quired for a gate to have the equivalent drive strength as an inverter. The electrical eort
is shown in the Figure 3.2. Logical Eort technique in general calculates a gate delay in
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terms of the basic inverter delay and input loading of the gate represented as a multiple
of the minimum-size transistor's gate capacitance. We use capacitance-based LE model,
which is dened as the ratio of its input capacitance to that of an inverter that delivers
equal output current.
Figure 3.1: Logical Eort for INV, NAND and NOR CMOS gates
Figure 3.2: Electrical Eort
Following is summary of steps to develop the PALE model:
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(i) To evaluate well-known CMOS-based LE model for CNFET-based circuit applica-
tions.
(ii) Developed Pitch-Aware LE (PALE) model to include the impact of the screening
eect.
(iii) Correlate our new model (PALE) with SPICE simulation-based approaches for dif-
ferent technology using gate delay as criteria.
3.1.1 Evaluation of Logical Eort model for CNFET-based circuits
In this section, we evaluate the LE model for CNFET technology. The input gate and
parasitic capacitances for CNFET gates are calculated by using (2.1) and shown in Table
3.1 for 32nm technology node. In CNFET, the p-type and n-type carbon nanotubes have
almost the same carrier mobility, so the equal numbers of tubes are considered in PU
(pull-up) and PD (pull-down) networks. For the sake of simplicity, we ignore the screen-
ing eect that is due to inter-CNT electrostatic discharge, which is being discussed in
detail in chapter 2 and taken into account in our proposed models. The LE for CNFET-
based combinational gates (Inverter, n-input NAND and NOR) are calculated using (3.4)
as shown in Table 3.1, which shows the LE for 2-input NAND and NOR are the ratio of
Cinput_gate of these gates to the Cinput_gate of inverter used as reference [61] [62]. Cinput_gate
is calculated using (2.1).
g =
Cin_gate
Cin_inv
(3.4)
Figure 3.3 shows how CNFET-based gates are sized and how LE is calculated for these
gates using inverter as reference. These numbers match LE values which are calculated
using specic capacitance values shown in Table 3.1. The LE for these gates is compared
with the LE of Si-CMOS logic gates at 32nm technology node as presented in Table 3.2.
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Figure 3.3: Logical Eort per input and sizing of CNFET-based logic gates
Table 3.1: Logical Eort, using actual input gate capacitance, of CNFET-based gates with
Ntur=8 in each transistor.
Gate Type Cgtg(aF) Cgc(aF) Cinput_gate(aF) Logical Eort
Inverter 14.8 64.0 78.8 1.0
2-input NAND 22.2 96.0 118.2 1.5
2-input NOR 22.2 96.0 118.2 1.5
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For CNFET large circuits, path delay is given by: D = (N ∗ F) 1N + P, with path eort
F = G ∗ B ∗ H, where G is LE of all gates in the path, H is equal to Cout_loadCin_driver , and Cout
and Cin are directly inuenced by the number of tubes in the driver and load gates and
B represents branching eort.
Table 3.2: Logical Eort of CNFET versus CMOS gates
No. of inputs
Logical Eorts
NAND NAND NOR NOR
(CNFET) (CMOS) (CNFET) (CMOS)
2 3/2 4/3 3/2 5/3
3 4/2 5/3 4/2 7/3
4 5/2 6/3 5/2 9/3
n (N+1)2
(N+2)
3
(N+1)
2
(2N+1)
3
3.1.2 Comparison of CMOS and CNFET Logical Eorts
Following observations are made based on Table 3.2 [5].
(i) The LE for both CNFET-based NAND and NOR gates are the same, because mobil-
ity of electrons and holes are almost the same and therefore the number of tubes
in the PU and PD networks of the reference inverter are the same.
(ii) The LE of CNFET-based NAND gate is larger than CMOS-based NAND. CNFET-
based NAND has to exert more eort to deliver the same amount of current as
inverter as compared to CMOS-based NAND because PU network in CNFET-based
inverter is stronger.
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(iii) The LE of CNFET-based NOR gate is smaller than CMOS-based NOR, since PD
network of the reference inverter is the same in both CNFET and CMOS.
(iv) The gate capacitance for CNFETs is greatly inuenced by the number of tubes
(CNT density) and technology (Pitch). Two CNFET gates with similar width and
topology but dierent number of tubes and pitch have dierent driving capabili-
ties. The LE model for CMOS cannot comprehend these parameters and needs to
be modied.
The Logical Eort technique shows high potential for being very ecient in evaluation
and optimization of stochastic CNFET-based designs. The models which we are plan-
ning to develop based on Logical Eort framework are inherently path-based. According
to [62]: Synthesis tools make some eort to explore topologies, but still cannot match expe-
rienced designers on critical paths.
3.2 LIMITATIONS OF STANDARD LE MODEL FOR CNFET
As discussed, Logical Eort represents the driving capability of a gate and depends on
the gate topology for CMOS devices. It models the amount of current generated by a
gate when a certain charge is provided at the input with constant width. The current
generated by a CMOS inverter is constant for a certain input voltage applied at the gate
of inverter. However, for CNFET gates, driving strength of a CNFET depends on the
number of tubes in the channel and spacing between them, which we referred as pitch.
Therefore, a CNFET gate with constant width outputs dierent current for the same in-
put voltage. The LE framework models the driving strength of the gates based on the
various capacitances associated with the gate as shown in (2.1). Therefore, we use the
CNFET capacitance model to examine the behavior of CNFET input capacitance in the
39
presence of charge screening. We observe the impact of the number of CNTs and pitch
on the input gate capacitance of CNFET. In Figure 3.4(a), we show the behavior of gate
capacitance with the number of tubes in the gate. It can be seen that gate capacitance
of CNFET gates varies linearly with the number of tubes. However, Figure 3.4(b) shows
that at smaller pitch values, e.g., 6nm and below, the impact of charge screening on Cgc
is more visible. It varies with CNTs spacing and has non-linear impact on the gate in-
put capacitance. The slopes of Cgc suggest that the driving capability of CNFET varies
dierently with number of CNTs for various pitch. Therefore, it is critical to model
the impact of screening eect on the input gate capacitance for accurate delay evalua-
tion of CNFET-based circuits. We also observe that the CNFET gate with a given width
may have dierent possible congurations depending on the number of tubes and pitch.
Hence, the long SPICE simulations to evaluate the circuits with dierent conguration
may be a cumbersome process. In such scenarios, our developed PALE model can be
used for quick evaluation of such CNFET circuits.
Figure 3.4: Gate to Channel capacitance (Cgc) for an inverter (a) number of tubes in the
transistors (b) pitch.
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3.3 PITCH-AWARE LOGICAL EFFORT (PALE) MODEL
We extend LE framework rst time for CNFET era, which involves evaluation of LE
model for CNFET-based gates and circuits, and expanding Logical Eort model for CNT
specic parameters i.e. screening eect due to narrow pitch between tubes and its impact
on CNFET capacitances due to dierent number of tubes in channel for xed width.
3.3.1 Derivation of Pitch-Factor (PF) to model the Screening Eect
In order to develop the LE model for CNFET gates, we use 32nm technology node for
our model development. As discussed in [61] LE model evaluates the delay of logic gates
normalized to reference inverter. The details about reference inverter are discussed in
next section. The reference inverter in CNFET has minimum gate width of 32nm. As
we discussed in section 3.2, there can be multiple combinations of number of CNTs
and pitch for the same width of inverter. We decide to choose our reference inverter for
CNFETs based on the desired CNT density (250/µm) to match the performance of CMOS
circuits [46]. The desired density requires at least 8 CNTs for minimum width (32nm)
inverter. Hence, our reference inverter has 8 tubes separated by 4nm spacing. The delay
of inverters and other logic gates with dierent number of tubes and pitch combinations
is normalized with respect to the reference inverter.
To evaluate the CNFET speed, it is shown by Deng et al. [21] that the drive current
is proportional to gate-to-channel capacitance per unit channel length Cgc, and local
interconnect series resistance is usually much smaller than the CNFET overall intrinsic
resistance; thus CNFET delay is proportional to input gate capacitance and represented
as:
tp ∝
Cgc.Lg + 3(Co f + Cgtg.Wpitch)
Cgc
(3.5)
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Where, Lg is the physical gate length, and Wpitch is the device pitch in the width direction,
both of these terms are constant.
In (3.1), tp is represented in the form of LE model expression and is proportional to
normalized delay of the gate and delay of reference inverter without parasitic (Co f and
and Cgtg of inverter are ignored). Therefore, to model the screening eect for LE frame-
work, Cgc of inverter with certain CNT spacing is normalized with respect to reference
inverter CNT pitch (4nm). The outputs from multiple SPICE simulations are summarized
in Figure 3.5 for dierent Ntur and pitch values. It can be seen that impact of screening on
normalized gate capacitance is much larger at smaller CNT spacing. Also, the normal-
ized gate capacitance varies from 0.5 to 2.2 times of reference inverter. We choose the
value of normalized gate capacitance, referred as pitch factor (PF) for each pitch value
where the curve for inverter gate capacitance reaches saturation. In rst order approxi-
mation, PF captures the non-uniform behavior of normalized Cgc in presence of charge
screening for wide range of pitch values including due to both edge and middle CNTs in
the CNFET channel, which is needed in simple expression form for LE framework. Table
3.3, which is referred as look-up-table (LUT), shows the values of PF for wide range of
CNT pitch. Note that the reference pitch of 4nm has the pitch factor (PF) of 1.
The PALE model is derived based on experiments and used in the form of normalized
expression. The LE of reference inverter, normalized to reference CNT count and pitch
(Nre f , Pre f ) is represented as “g”. Whereas, the Logical Eort of another inverter with
the same gate width, but dierent CNT count and pitch (Ntur, Ptur) is represented as “g
′
” and can be computed as follows.
g
′ = g * (normalized screening eect)*(normalized CNT count)
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Pitch 2 4 6 8 10 12 14 16 18 20
(nm)
PF 0.5 1.0 1.3 1.4 1.5 1.57 1.62 1.67 1.7 1.73
Table 3.3: Look-up-table (LUT): Pitch factor (PF) values for dierent spacing between
CNTs
Normalized screening eect is the screening eect in another inverter or gate normalized
to reference inverter. Since the screening eect has inverse impact on the capacitance
and driving capability of the gate, the normalized screening eect is given by expression
below and it is modeled as 1/PF in (3.6).
Normalized Screening Eect = 1/PF
Similarly, the inverse linear eect of CNT count on Logical Eort as shown in Figure
3.4(a) can be captured as the ratio of tubes in a certain gate to the reference inverter
( NturNre f ) and shown in the expression below:
Normalized CNT count = 1Ntur/Nre f
Thus, this pitch factor (PF) and ratio of tubes are included in the LE framework to model
the driving strength of the inverter at dierent CNT spacing and count.
3.3.2 Derivation of Pitch-Aware Logical Eort (PALE) and Estimation of Nor-
malized Delay
The new developed LE model is referred as Pitch-Aware Logical Eort (PALE) and shown
in (3.6). The screening eect is modeled by Pitch-Factor (PF). Nre f and Ntur represent the
number of tubes in the reference and a given gate, respectively. gGAT E of any logic gate is
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Figure 3.5: Input capacitance of an inverter with given pitch normalized with reference
inverter pitch (4nm).
equal to its original LE (gREF_GAT E) when gate has same number of tubs and pitch values
as reference INV as shown in (3.7). The larger number of tubes and pitch lead to lower
eort required by the gate to drive the load. The electrical eort “h” is dened as ratio
of output to input capacitance as shown in (3.8). The parasitic eort “p” depends on the
number of inputs as shown in (3.9). The normalized delay for CNFET-based circuits in
the presence of screening eect for single stage is given by (3.10). The normalized delay
(Dnorm) for CNFET circuits with multiple stages and branches is given by (3.11) and steps
to derive normalized and absolute delay based on PALE model g′ are shown below.
g
′
= g.(
1
PF
).(
Nre f
Ntur
) (3.6)
gGAT E = g
′
∗ gREF_GAT E (3.7)
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h =
Cout
Cinput_gate
(3.8)
p = 1, 2, 3, ..., n (3.9)
The normalized delay in the presence of screening eect is presented as:
d
′
= g
′
.h + p (3.10)
Dnorm = N ∗ F1/N + P (3.11)
F = G ∗ B ∗ H, where F is path eort, B represents number of branches and N is the
number of stages.
G = g1 ∗ g2...gn,H = Cout/Cin
Equation (3.2) for CNFET-based circuits is represented as below:
tp,CNFET = d
′
.τ0 = (g.(
1
PF
).(
Nre f
Ntur
).h + p).τ0 (3.12)
It is observed that larger Ntur and pitch values lead to lower eort required by the gate
to drive the load. As the CNT spacing increases, the impact of screening eect reduces
and the value of pitch factor increases. The increase in PF reduces the g′ showing the
better driving strength of the inverter, hence improved delay, i.e., tp ∝ 1PF .
To represent PF in overall LE framework in the form of expression, it is shown in
(3.13) in simplied form instead of LUT.
PF =
(2.Pabs − 2)
(Pabs + 2)
(3.13)
Where, Pabs represents absolute value of CNT pitch and normalized to (CNT pitch(nm)
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/1nm). Hence, (3.12) is updated as follow to calculate the propagation delay of any logic
gate.
tp,CNFET = (g.(
(Pabs + 2)
(2.Pabs − 2)
).(
Nre f
Ntur
).h + p).τ0 (3.14)
3.3.3 A Reference Inverter
It is discussed earlier that LE model evaluates the delay of logic gates normalized to refer-
ence inverter. The reference inverter in CMOS has minimum width equal to the length
of the gate. Hence, the reference inverter in CNFET also has minimum gate width of
32nm. Since, the performance of CNFETs depends on the number of tubes and pitch,
so there can be many possible reference inverters in CNFETs. However, our choice of
the reference inverter is based on the desired CNT density (250/µm) to match the per-
formance of CMOS circuits. The desired density requires at least 8 tubes for minimum
width (32nm) inverter. Hence, our reference inverter has 8 tubes separated by 4nm spac-
ing. The normalized parameters like Pitch Factor and tubes (Ntur/Nre f ) are always 1 for a
reference inverter. The delay of inverters and other logic gates with dierent number of
tubes and pitch combinations is normalized with respect to the reference inverter. Fig-
ure 3.6 shows CNTs and Pitch congurations for reference inverter (INV) template and
some other gates. The inveter and other gates with dierent numbers of CNTs and pitch
values need to be normalized using reference inverter and delay is calculated using equa-
tions (3.12)-(3.14). Hence, Logical Eort and propagation delay for CNFET-based gates
and circuits can be calculated using equations (3.6) to (3.14).
3.3.4 Estimation of τ for Absolute Delay calculation in CNFET-based circuits
In this section, we show the calculation of technology dependent CNFET parameter Tau
(τ0), which is obtained using slope-intercept method as described in [61] and shown in
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Figure 3.6: (a) Reference inverter with number of tubes Nre f =8, Pitch=4nm, Logical Eort
(gre f =1 (b) 2-inputs NAND gate with Ntur=6, Pitch=5nm (c) Inverter gate with dierent
CNTs and Pitch, Ntur=4, Pitch=8nm. The congurations in (b) and (c) need to be normal-
ized using reference inverter.
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Figure 3.7 using SPICE simulations. For 32nm technology the value of τ is calculated as
0.45ps. The absolute delay in the circuits is estimated as shown in (3.14).
Figure 3.7: Technology parameter Tau calculation using dierent Fanout.
3.4 EXPERIMENT RESULTS
In this section, we compare the delay computed using our PALE model with HSPICE
simulations for CNFET logic gates and circuits. We assume that the reference inverter
has 8 tubes separated by 4nm pitch. For these set of experiments, we keep the gate width
constant, and vary the number of tubes and spacing between the tubes. Since, the gate
width and other physical parameters remains the same, the Cgtg does not change with
dierent tube and pitch conguration. For circuit-level run, we assume all the gates
have same number of tubes and pitch. The fanout for gate and circuit level simulations
is considered between 2X – 8X. The correlation between delay estimated from PALE
and SPICE simulation is done with same tubes and spacing in the channel. The SPICE
model and physical parameters are used from Stanford [20] for simulation purposes. The
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Table 3.4: Logical Eort of dierent CNFET inverter conguration for same width
Ntur 8tubes 4tubes 16tubes 2tubes
Pitch 4nm 8nm 2nm 16nm
PALE
(g)
1 1.39 1.12 2.13
absolute delay of the gates and circuits is calculated using technology delay parameter
tau (τ). We only consider ideal CNFET transistors with all semiconducting tubes. The
accuracy of the delay model is validated for the impact of two CNFET parameters, 1)
number of tubes (CNTs), and 2) pitch. The experiments were performed on 4x Dual
Core Intel CPUs at 2.0 GHz and 128 GB RAM.
3.4.1 CNFET Gate Level Results
To validate our model, we started our experiments with small gates like inverter and
then extended to include other gates. We simulated inverter with constant width (32nm).
Table 3.4 shows the Pitch-Aware Logical Eort (PALE), obtained from the model. It can
be observed that for the same gate width (32nm), the driving capability (represented by
PALE) of inverter depends on the number of tubes and pitch.
Further, we have used CNFET INV (inverter), NAND2, NAND3, NOR2 logic gates
with variable fanout (FO) between 2 and 8 as shown in Table 3.5 . The physical width of
the gates is kept the same for dierent conguration of Ntur and pitch (Ntur/Pitch). The
standard LE model results in the same delay for these gates with the same channel width
for all Ntur/Pitch combinations. However, it can be seen in the results as shown in Fig-
ures 3.8 and 3.9, the delay for gates with the same channel width signicantly changes
depending on the number of CNTs and spacing between them. A little deviation from
SPICE simulation is observed for higher fanout, same behavior is also observed in stan-
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Table 3.5: Gate level comparison of Delay computation from PALE and SPICE simula-
tions with dierent FO
FO
INVERTER
8tubes/4nm 4tubes/8nm 16tubes/2nm 2tubes/16nm
SPICE PALE ∆ (%) SPICE PALE ∆ (%) SPICE PALE ∆ (%) SPICE PALE ∆ (%)
2 1.265 1.26 0.4 1.514 1.60 6.0 1.506 1.41 6.3 2.402 2.44 1.4
4 2.089 2.10 0.5 2.657 2.82 6.13 2.399 2.35 2.1 4.394 4.45 1.3
6 2.842 2.94 3.4 3.764 3.99 6.10 3.160 3.29 4.0 6.283 6.47 2.95
8 3.616 3.78 4.5 4.729 5.1 7.8 3.989 4.23 6.1 8.230 8.48 3.08
NAND2
2 1.921 2.10 7.9 2.678 2.60 2.8 2.247 2.10 7.0 3.854 3.86 0.2
4 3.463 3.36 3.0 4.554 4.44 2.6 3.337 3.36 0.7 6.913 6.89 0.3
6 4.540 4.62 1.8 6.133 6.24 1.8 4.560 4.62 1.3 10.28 9.91 3.7
8 5.837 5.88 0.7 7.808 8.04 3.0 5.609 5.88 4.7 13.09 12.94 1.2
NOR2
2 2.089 2.10 0.5 2.615 2.60 0.5 2.066 2.10 1.7 3.761 3.86 2.6
4 3.397 3.36 1.1 4.318 4.44 2.7 3.199 3.36 4.8 7.175 6.89 4.0
6 4.534 4.62 1.9 6.091 6.24 2.4 4.420 4.62 4.4 10.19 9.91 2.8
8 5.647 5.88 4.0 7.863 8.04 2.3 6.108 5.88 4.2 13.59 12.94 5.0
NAND3
2 2.892 2.94 1.7 3.527 3.66 3.8 2.956 2.94 0.5 5.255 5.29 0.7
4 4.342 4.62 6.5 5.755 6.06 5.2 4.395 4.62 5.0 8.937 9.12 2.0
6 5.559 5.56 0 7.876 8.56 7.3 5.947 6.30 5.9 12.95 13.36 3.0
8 7.271 7.98 9 10.24 10.86 5.8 7.426 7.98 7.0 17.03 17.38 2.0
dard LE model for CMOS circuits. The absence of PF results in the maximum and average
error of 55% and 23%, respectively. The newly developed PALE model with the added
PF reduces the average error to approximately 3.0% on average. It is observed that the
developed model shows very good correlation with SPICE simulations for FO4 metric.
Figure 3.10 compares maximum and average error in delay estimation from original and
PALE model for two inverters with same width (32nm).
The PALE model is capable of doing quick and accurate analysis without running
long HSPICE simulations for dierent type of gates to make certain decision for design
and CNFET parameter choices at gate level. As shown in Figure 3.11, estimated propa-
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Figure 3.8: Correlation of inverter delay from the model with SPICE simulations for
various tubes/pitch arrangements; 2/16 and 16/2.
Figure 3.9: Correlation of inverter delay from the model with SPICE simulations for
various tubes/pitch arrangements; 8/4 and 4/8.
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Figure 3.10: Maximum and average error in INV gate delay computation from original
and developed LE models with SPICE simulation
gation delay for NAND and NOR is same. By increasing the number of tubes for xed
width results in smaller number of tubes and causes signicant increase in the delay.
Also, by increasing the number of tubes for xed width may not improve delay due to
higher screening eect.
Figure 3.11: Gate level Delay results for FO4
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3.4.2 CNFET Circuit Level Results
For circuit level PALE model validation, we use 3-stage decoder with INV-NAND4-INV
topology. The number of branches (B) is 8 and the fanout (H) for the given topology
is 9.2 as shown in Table 3.8. The delay predicted from PALE model is compared with
SPICE simulation results for a given technology node and using CNFETs with dierent
gate widths. The gate width in CNFET circuits represents the product of the CNTs and
the pitch between them. It is observed that PALE model saves signicant computational
time keeping the average error in delay with SPICE model around 2.15%. The small
runtime of developed model, scalable to dierent technology node, makes it suitable for
early delay analysis and exploration. The delay in the decoder at 2nm pitch and 16 tubes
is 13.37ps, which reduces to 12ps when the number of tubes increase to 30 with gate
width of 60nm. This shows that almost doubling the tubes, reduces the delay in the
decoder merely by 10.27%. However, at 4nm pitch, the delay in the decoder reduces to
10.96 ps (reduction of 18%), with only 8 tubes in the transistor (50% smaller tubes than
at 2nm pitch). Moreover, when the transistor has 15 tubes in the channel, the decoder
delay at pitch 3nm is around 10.42ps, which reduces by 12% to 9.17ps at 4nm. Hence,
we can conclude, that at pitch smaller than 10nm, due to charge signicant screening
eect, increasing CNTs in the channel have limited inuence on the driving capability
of the transistor. Whereas, at larger pitch, the number of CNTs have more linear impact
on the delay.
Next, we validate the model for a multiple-stage circuit and multiple-branch circuits.
We have assumed the fanout of 4 for all the circuits with the same gate width (32nm). The
delay computed from the developed model (PALE) and SPICE simulations is reported in
Table 3.6. The average error in estimated delay for multi-stage circuits is 5.2%, while for
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multi-branches circuits is around 3.5%.
Figure 3.12 shows average error in delay computation between SPICE simulations
and developed model of the test circuits with description shown in Table 3.7. It was
observed that keeping the same channel width and increasing the number of tubes does
not result in better performance due to signicantly larger screening eect due to re-
duced pitch. It is interesting to observe that the gates with 16tubes/2nm conguration
have twice the number of tubes as compared to 8tubes/4nm. But due to smaller spac-
ing between tubes, the delay is not better than the gate with 4nm pitch. This inuence
is successfully captured at both gate and circuit level by the developed model and the
average error in the given range of pitch is less than 5%. The developed model allows
accurate prediction of the delay in CNFET circuits for wide range of pitch and numbers
of tubes in much shorten time as compared to SPICE simulations. The CNFETs in logic
gates with suciently large CNT pitch can be represented by edge tubes, e.g., the cir-
cuits with 2tubes/16nm pitch in CNFETs have minimal screening eect and tubes can
be represented as edge tubes. The minimal error is observed in estimated delay due to
a smaller screening eect. The delay in this conguration is driven by number of tubes,
which have linear behavior and hence, easy to capture.
As we discussed, PALE model is useful for quick and accurate estimation of delay at
circuit level and making important decisions at early design phase, such analysis at cir-
cuit level is very important for fast design convergence with minimum design iterations.
As shown in Figure 3.13, for pitch less than 6nm, screening eect dominates and for pitch
higher then 6nm, the eect of number of tubes dominates. As discussed, increasing the
number of tubes in a xed width transistor may not improve driving capability always.
For 16nm pitch, the only 2 tubes results in 45% larger delay on average. The circuits with
4 CNTs and 8nm pitch have 15% larger delay on average compared to reference circuit.
54
Figure 3.12: Average error in delay computation between SPICE simulations and devel-
oped model of the test-circuits.
Figure 3.13: Circuit level Delay results for FO4.
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Table 3.6: Circuit level comparison of Delay computation from model and SPICE simu-
lation for a) multi-stage circuits b) multi-branch circuits for FO4
CNFET circuits
MULTI-STAGE CIRCUITS
8tubes/4nm 4tubes/8nm 16tubes/2nm 2tubes/16nm
SPICE PALE ∆ (%) SPICE PALE ∆ (%) SPICE PALE ∆ (%) SPICE PALE ∆ (%)
INV-NAND2 5.65 5.38 5% 6.52 6.18 5% 5.383 5.38 0% 8.052 7.64 5%
INV-NOR2 5.69 5.38 5% 6.57 6.18 5% 5.298 5.38 -1% 7.972 7.64 4%
INV-INV-INV 4.66 4.55 2.3% 4.91 5.51 -10% 5.45 5.00 -9% 6.67 6.92 -4%
INV-NAND2-NOR2 9.78 8.70 9% 10.62 10.45 2% 8.278 8.70 -9% 13.52 13.94 -3%
INV-NAND2-NAND3 10.7 9.37 12% 11.95 11.29 5% 10.10 9.37 7% 15.89 15.13 5%
MULTI-BRANCH CIRCUITS
2:4 Decoder 11.01 11.21 -1.8% 8.78 8.47 3.7% 7.58 7.42 2.3% 7.95 8.26 -4.8%
3:8 Decoder 15.46 14.87 4.0% 12.31 12.66 -3.9% 10.62 11.07 -4.1% 11.13 11.54 -3.6%
Test-cases Description
Test I INV-NAND2
Test II INV-NOR2
Test III INV-INV-INV
Test IV INV-NAND2-NOR2
Test V INV-NAND2-NAND3
Table 3.7: Test-cases description
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Table 3.8: Comparison of Delay from LE model and SPICE simulations for 3-stage De-
coder, with B = 8 and H = 9.2
Gate CNT No. of Logical Normalized Absolute Model Simulations Simulations ∆
Width Pitch Tubes per Eort Delay Delay (dabs) runtime (dsim) runtime Delay(%)
Transistor (g) (dnorm) (ps) (sec) (ps) (sec)
32nm
2nm 16 5 27.49 12.92 0.117 13.377 270.27 3.38
4nm 8 2.5 23.06 10.83 0.117 10.956 333.52 1.06
8nm 4 3.57 25.21 11.85 0.117 12.192 352.3 2.78
16nm 2 6 28.84 13.55 0.117 13.438 336.01 0.88
45nm
3nm 15 2.08 22.05 10.36 0.117 10.417 279.81 0.48
5nm 9 1.70 21.00 9.87 0.117 9.823 303.17 0.51
9nm 5 1.89 21.54 10.12 0.117 10.165 318.92 0.37
15nm 3 2.45 22.96 10.79 0.117 10.417 291.7 3.61
60nm
2nm 30 2.66 23.43 11.21 0.117 12.003 281.01 6.57
3nm 20 1.56 20.58 9.67 0.117 9.769 315.72 0.94
4nm 15 1.33 19.83 9.32 0.117 9.169 313.77 1.68
5nm 12 1.27 19.63 9.22 0.117 9.026 312.98 2.24
6nm 10 1.28 19.65 9.23 0.117 9.097 320.83 1.52
10nm 6 1.48 20.33 9.55 0.117 10.14 310.94 5.82
12nm 5 2.59 23.26 10.93 0.117 10.79 309.73 1.31
15nm 4 3.6 25.26 9.87 0.117 9.767 298.69 0.92
20nm 3 5.95 28.79 13.53 0.117 13.365 314.86 1.25
30nm 2 5.51 28.21 13.26 0.117 13.731 327.62 3.42
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3.5 SUMMARY AND CONCLUSION
Our experiments show clearly that the CNFET specic parameters, such as tube diame-
ter and pitch impact the performance of gates and circuits. Using Logical Eort model
that was developed for CMOS gates would introduce signicant errors to delay eval-
uations of CNFET-based circuits. The PALE model presented in this chapter models
one of the most critical parameter which is charge screening eect. Delay evaluations
performed using the proposed pitch-aware Logical Eort model generated results are
on average within 3.7% for gates and 5.2% for circuits as compare to SPICE simulation
values for fanout ranging from 2 to 8. It was observed that keeping the same channel
width and increasing the number of tubes does not result in better performance due
to signicantly larger screening eect due to reduced pitch. The developed model en-
ables accurate delay prediction in CNFET circuits for wide range of pitch and numbers
of tubes in much shorten time that could be done with SPICE simulations. The CNFETs
in logic gates with suciently large CNT pitch can be represented by edge tubes. The
least impact of screening in these gates results in more consistent delay correlation with
SPICE simulations.
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CHAPTER 4
POSITION-AWARE PITCH-FACTOR MODEL
Part of this chapter has been published in:
• M. Ali, M. A. Ahmed and M. Chrzanowska-Jeske, "Logical Eort Framework for
CNFET-Based VLSI Circuits for Delay and Area Optimization," in IEEE Transac-
tions on Very Large Scale Integration (VLSI) System, March 2019, pp. 573-586.
• M. Ali, M. Ahmed, and M. Chrzanowska-Jeske, “Fast and Accurate Evaluation of
delay in CNFET Circuits,” in 2016 IEEE 16th International Conference on Nan-
otechnology (IEEE-NANO), Aug 2016, pp. 659–662.
• M. Ali, M. Ahmed, and M. Chrzanowska-Jeske, “Stochastic Analysis of CNFET
circuits using Enhanced Logical Eort Model in the Presence of Metallic Tubes,”
in 2014 21st IEEE International Conference on Electronics, Circuits and Systems
(ICECS), Dec 2014, pp. 774–777.
• M. Ali, M. Ahmed, M. Chrzanowska-Jeske, and J. Morris, “Logical Eort model for
CNFET circuits with CNTs variations,” in 2015 IEEE 15th International Conference
on Nanotechnology (IEEE-NANO), July 2015, pp. 1218–1221.
The statistical nature of variations using some analytical modeling are explored in [7],
[14] and [71], which are mainly helpful to predict performance at gate level using cur-
rents obtained from SPICE simulations. Our focus is to predict performance at circuit
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level using capacitance based Logical Eort framework. Authors in [19] and [56] dis-
cussed that statistical variations are easy to be modeled in process dependent parameter
τ0. As discussed in [56], physical parameters variability in CMOS can be translated in
output loads using gate delay models. The authors in [8] proposed Stochastic Logical Ef-
fort (SLE) to capture the eect of statistical parameter variations on the delay for CMOS.
Recently, some approaches have been reported in the technical literature to de-
velop models to evaluate performance and yield of CNFET. Cho et al. [13] talked about
MATLAB-based model to analyze performance of CNFETs for variable CNT spacing at
gate level only without presenting any closed form model for circuit level. The SPICE
simulation-based linear programming (LP) approach is presented in [15] at circuit level,
it is observed that non-linear simulations for bigger circuits are very time consuming
and equivalence relationship approach proposed in this paper to calculate parameters
imposes dicult requirements to determine parameters required for SPICE simulation,
which adds up to complexity, error and run time. The proposed approach was not
demonstrated for bigger and complex circuits. Hills et al. [31], Ghavami et al. [29] [28]
and Ashraf et al. [7] discussed about CNFET variations and impact on CNFET-based
gates and methods to improve yield.
In this chapter, we focus to develop Position-Aware Pitch-Factor (PAPF) LE model
to account for variations in CNTs due to density and metallic tube removal. Our re-
serach for PAPF development consists of two parts. We rst developed simple model
based on certain assumption using PALE which is referred as Evenly-Spaced LE (ESLE)
model, then more accurate realistic model (PAPF). We have discussed both models below
including comparison results for both.
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4.1 EVENLY-SPACED LE (ESLE) MODEL
As discussed previously, the delay estimation using conventional LE model cannot com-
prehend screening eect and it needs to be enhanced to account for CNFET-specic
parameters for accurate performance evaluation. We incorporated the developed PALE
model for performance evaluation of CNFET-based circuits in presence of CNTs den-
sity and count variations. The development of ESLE model is intermediate step between
PALE and PAPF, and can be referred as PALE-based variation-aware model. We make
certain assumptions in the beginning for ESLE model development, some important as-
sumptions are addressed as part of PAPF model. We evaluate the impact of metallic
tube variations using our PALE model in Monte Carlo-based analysis in beginning. The
steps and assumptions for delay estimation in the presence of metallic tubes using Monte
Carlo analysis are discussed below.
• Number of CNTs in CNFET: It is decided based on the number of desired tubes
in a transistor, number and type of gates. We have assumed that in an ideal case
the transistor has 8 semiconducting tubes. Hence, a tube array consists of 8 tubes.
The tubes have diameter varying between 1nm to 2nm.
• Percentage of Metallic Tubes: The percentage of metallic tubes in the given
sample depends on the growing technique. In our analysis we have assumed per-
centages of metallic tubes between 1% and 25%.
• Removal of Metallic Tubes: The two most preferred techniques for tubes re-
moval are used. Based on published data [12], we can assume that VMR technique
results in 100% of metallic and 0% of semiconducting tubes being removed. As
discussed in [69], we assume SCE technique removes 100% metallic tubes but also
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some percentage of semiconducting tubes. In SCE, the tube removal is based on
the tube diameter. To generate the number of semiconducting tubes removed, we
used diameter threshold of 1.4nm as suggested in [69]. We also assume that no
transistor has less than two tubes after the removal process. The more details
about SCE and VMR removal techniques are discussed in chapter 2.
• Number of Tubes and Pitch: The transistors are constructed based on the re-
maining tubes in the CNT array. We assume an even distribution of remaining
s-CNT tubes in the channel. The pitch between the tubes is then easily calculated
for each transistor. The removal of m-CNTs and remaining evenly spaced s-CNTs
are shown in Figure 4.1.
• Delay Estimation: The pitch-aware LE model is used to predict the delay for each
instance of the circuit. The delay of the instances may be dierent depending on
the number of remaining tubes and estimated pitch. As it can be seen, the mean
delay correlates well with the SPICE simulations. Since PALE model cannot model
position of remaining CNTs in the channel after removal of metallic CNTs (m-
CNTs) so it is assumed that remaining tubes are spaced evenly with same Pitch
value for both PALE and SPICE simulations.
4.2 POSITION-AWARE PITCH-FACTOR (PAPF) MODEL
After further research, it is observed that the CNT density variations and the presence
of metallic tubes and their removal may result in non-uniform pitch distribution. We
consider non-uniform pitch distribution based on density variations, which is signicant
enough to impact delay. The impact on delay due to small density variations is assumed
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Figure 4.1: (a) The m-CNT (blue) and s-CNT (black) CNFET in CNFET channel. (b) The
CNFET channel after removal of m-CNTs. (c) The CNFET channel with s-CNTs with
evenly spaced assumption.
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within limits of tolerance due to statistical averaging similar to diameter variations. The
standard LE model for CMOS circuits does not comprehend these variations and needs
to be enhanced for accurate delay modeling. ESLE model discussed in section 4.1 is not
accurate for all scenarios as shown in the Experiment section of this chapter. So we
present the development of accurate LE model (PAPF) in this section.
As discussed in [30], there are four dierent scenarios applicable during CNFETs
placement over aligned CNTs as shown in Figure 4.2(a). CNTs (s-CNT or m-CNT) are
assigned under CNFET active region in random number (Nm-CNT for m-CNT and Ns-CNT
for s-CNT). It is shown, CNFET1 has two s-CNTs and one m-CNT. CNFET2 and CNFET3
have one and two s-CNT in the active region, respectively. There is no CNT under
CNFET4 and it is referred as a “void CNFET” such CNFET conguration results in an
open defect (CNFET4). m-CNT in the active region of a CNFET causes source-drain to
short and referred as short defect (CNFET1). A CNFET can be a “functional” if it en-
counters neither open nor short defects (CNFET2 and CNFET3). Fig 4.2(b) shows the
classication of a CNFET based on above description. If the functionality of a CNFET
changes due to either an open or a short defect, it is considered as defective.
As discussed previously that the two methods, SCE and VMR, are used to remove
unwanted metallic tubes. A given percentage of metallic tubes is identied by Pm factor
and the the total percentage of tube removed is given by Pr. The SCE removes all the
metallic tubes, but may also remove some of the semiconducting tubes. The percentage
of semiconducting tubes removed depends on the diameter of the tubes. The VMR is a
highly ecient technique, removing all the metallic tubes only. Both of these metallic
tubes removal techniques cause CNTs density variations in the CNFET channel, which
results in non-uniform pitch as shown in Figure 4.2(c). To account for non-uniform pitch
eect, the analytical model for the gate-to-channel capacitance (Cgc) can be rewritten
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for tubes in the middle [16] and is given by (4.1), which includes the inuence of non-
uniform pitch between tubes on the charge screening eect since the pitch on either side
of a middle tube may be dierent if adjacent tube is removed.
Cgc_m =
Cgc_in f Cgc_sr(P1).Cgc_sr(P2)
Cgc_sr(P1).Cgc_sr(P2)+Cgc_sr(P2)Cgc_in f +Cgc_sr(P1)Cgc_in f
(4.1)
Cgc_e =
1
Cgc_in f
+
1
Cgc_m
(4.2)
Where, P1 and P2 are pitch on the either side of the middle tube. As shown in Figure
4.2(c), P1 and P2 values for a tube depend on the charge screening of tubes on either
side. The neighboring metallic tubes and their removal may increase either or both P1
and P2. However, the edge tube has only one pitch value which depends on screening
eect of adjacent tube as given by (4.2).
4.2.1 Statistical Analysis of Capacitance in the presence of Metallic Tubes
Further, Monte Carlo simulations are used to generate sample population of logic gates,
using sample tubes with given diameter ranges from 1 to 2nm, which is required to
construct the given number of gates for statistical analysis. The random removal of
tubes using SCE and VMR results in non-uniform pitch distribution in transistors. In
our analysis we have assumed percentage of metallic tubes present is between 0% and
25%. We use 1.4nm as diameter threshold for removal of semiconducting tubes as sug-
gested in [69] for SCE. We also assume that no transistor has less than two tubes after the
removal process. The gate-to-channel capacitance for each tube is estimated based on
its position and neighboring tubes using (4.1). The inuence of non-uniform pitch is also
considered for the edge tubes. The capacitance of each tube in the tube array for each
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Figure 4.2: (a) CNFETs randomly placed on aligned s- and m-CNTs. Nm-CNT represents
the number of m-CNT and Ns-CNT expresses the number of s-CNT in a CNFET. CNFET2
and CNFET3 are functional where CNFET1 and CNFET4 have short and open defects,
respectively. (b) The classication of CNFETs defects based on the number of m- and
s-CNTs placed in the active region. (c) Impact of metallic tube removal resulting in non-
uniform pitch. 66
transistor array is summed up to obtain the total capacitance of each gate. The impact of
positions of removed tubes on the gate capacitance of a basic inverter is shown in Figure
4.3. The inverter gate capacitance for given number and position of the tubes removed
are normalized to ideal case with no metallic tubes. We have conducted detailed analysis
to study impact of number of tube removed from a certain position on normalized gate
capacitance which is published in [4] along with initial PAPF implementation. It is ev-
ident from the experiments that the initial assumptions of uniform pitch after removal
of metallic tube [65] introduces signicant error in the delay estimation. We share the
comparison results between ESLE and PAPF in experiment section below.
Figure 4.3: Inuence of position of CNT removal on the gate capacitance, 1 CNT removed
per transistor, 2 CNTs removed per transistor.
4.2.2 PAPF Model Closed-form Expression
The mean capacitance of the given population of inverter gates for dierent values of
Pm is calculated. The reference inverter with Pm = 0% is used to normalize the mean
capacitance of inverter gates value at each Pm value. The PAPF in (4.3) models the be-
havior of normalized capacitance for given Pm, Pr and applied removal technique. The
tness factor α represents the σ/µ at Pm = 0 and captures the eect of dierent ranges
of transistor tubes (Ntur) on capacitance.
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PAPF = (1 − α.(x.Pm + (1 − x).Pr)) (4.3)
where α = (σ/µ)Pm=0 = 0.005, x=1 for VMR and x=0 for SCE. Now, LE model can be
represented as follow:
g
′
= g.(
1
PAPF
) (4.4)
Normalized delay can be calculated by (4.5).
Dnorm = g
′
.h + p (4.5)
The normalized capacitance values at dierent Pm value for CNFET with dierent tube
array sizes is shown in Figure 4.4. It is observed that the capacitance of inverter gate
reduces linearly with increase in Pm which is expected. As the number of tubes removed
Pr increases with increase in number of tubes, the mean capacitance at higher Pm also
decreases signicantly. The average slope of the capacitance is captured in the form of
α which also represents standard deviation to mean ratio at Pm = 0%. As discussed, the
use of SCE technique also removes the semiconducting tubes. Hence, the total number
of tubes removed (Pr) factor is used instead of percentage of metallic tubes (Pm).
To demonstrate the impact of removing techniques, we measured mean and variance
of gate capacitance for dierent removal techniques at dierent percentage of Pm and Pr.
It is observed as shown in Table 4.1, the mean capacitance at Pm=5% for VMR is around
21% more than the SCE technique. A smaller capacitance variance in VMR compared to
SCE for similar Pm signies large percentage of inverter instances has gate capacitance
around the mean value. It is due to the simple fact that the variance depends really
on the percentage of removed tubes (Pr) and not on Pm. The CNFET circuits with VMR
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Table 4.1: Mean and Variance of 1000 inverter instances in the presence of dierent
percentage of metallic tubes and their removal technique
Removal Pm Pr Mean Variance
Technique (%) (%) Cap (aF) Cap (aF)
SCE
0.0 0.0 77.16 0.511
5.0 31.0 62.57 5.379
10.0 35.0 60.05 6.408
15.0 37.8 57.57 7.287
20.0 40.8 55.76 7.769
VMR
0.0 0.0 77.16 0.511
5.0 5.0 75.84 2.375
10.0 10.0 74.01 3.731
15.0 15.0 72.01 4.658
20.0 20.0 69.94 5.765
Figure 4.4: Mean capacitance of inverter gate at given Pm (VMR) normalized to Pm= 0%
for dierent Ntur.
technique result in superior delay performance compared to SCE technique because SCE
also removes a signicant percentage of semiconducting tubes in addition to removing
metallic tubes. In the SCE technique, the ratio between percentages of metallic tubes re-
moved to all tubes removed increases with the increase in the percentage of the metallic
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Table 4.2: PAPF for VMR and SCE removal techniques for dierent logic gates at dierent
percentage of Pm
VMR (x=1) SCE (x=0)
Pm(%) PAPF
Logical Eort (g′)
Pr(%) PAPF
Logical Eort (g′)
INV NAND NOR INV NAND NOR
0 1.00 1.0 1.5 1.5 0 1.0 1 1.5 1.5
5 0.975 1.025 1.538 1.538 31 0.845 1.183 1.775 1.775
10 0.95 1.052 1.578 1.578 35 0.825 1.212 1.818 1.818
15 0.925 1.081 1.622 1.622 38 0.81 1.234 1.852 1.852
20 0.9 1.11 1.667 1.667 41 0.795 1.257 1.887 1.887
25 0.875 1.142 1.714 1.714 44 0.78 1.282 1.823 1.823
tubes present initially in the tube array. Hence, it is important to include the impact of
removal technique in the model for quick and accurate estimation of delay as shown in
PAPF model in (4.3).
Table 4.2 shows the PAPF and Logical Eort (g′) calculation for VMR and SCR re-
moval techniques at dierent percentage of Pm. PAPF model calculates LE values for
CNFET gates in quick and accurate way.
4.3 EXPERIMENT RESULTS FOR PAPF LE MODEL
We have assumed SCE and VMR techniques for tube removal. A sample size of tubes is
generated to create N instances of a gate or circuit using MATLAB. The metallic tubes
are randomly selected within the sample size based on the user dene percentage of
metallic tubes. For VMR, we assume only metallic tubes are removed, whereas, SCE
also removes some of the semiconducting tubes with diameter below dened threshold
(1.4nm). After random tube removal from the distribution, we construct the transistors
with an array of 8 tubes. The position of tubes removed for each transistor is tracked
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and same data is exported to SPICE simulation for comparison.
4.3.1 Comparison of PAPF and ESLE
As discussed in ESLE section, after the removal of metallic tubes and some of semicon-
ducting using CNT removal techniques; the transistors were built with the remaining
tubes. The average pitch for the transistors for modeling purpose was estimated based
on the remaining tubes in the transistor array. The tubes were assumed to be separate
by uniform pitch. However in reality, the pitch between the tubes is nonuniform and
depends on the position of the tubes removed. The tube removal and increase in the
pitch only impacts the adjacent tubes. The Figure 4.5 shows the comparison of gate-to-
channel capacitance for position-aware and position-unaware scenarios. The dierence
between the capacitance values of position-aware and position-unaware increases with
increase in Pm. As more and more tubes are removed, the impact of tube position on
capacitance becomes signicant. It can be also observed that the dierence between the
two is signicant for SCE techniques even at lower Pm value. Since, the semiconducting
tubes are also removed in SCE technique resulting in large Pr. The capacitance value
represents the mean of 1000 inverter instances.
4.3.2 PAPF correlation with SPICE Simulation Methods
For correlation with the simulation methods, we have conducted statistical analysis for
dierent circuits sizes like INV-INV and decoders. We measure mean and variance de-
lay using PAPF LE model and compare with the SPICE simulation results. The SPICE
simulations are also performed by considering the impact of Pm on the CNTs for right
comparison. In our rst experiment, 1000 instances of a given test circuit are created
using sample population of tubes with initial presence of metallic tube in range of 0% to
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Figure 4.5: Comparison between inverter gate capacitance for position-aware and
evenly-spaced tubes. The values represent the mean of 1000 instances. (a) VMR (b)
SCE
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20%. The metallic tubes are randomly identied from the given tubes population, and
removed using VMR technique, which is most ecient technique for removing metallic
tubes. The results of statistical analysis for two stage inverters using PAPF LE model
and Stanford SPICE model are shown in Figure 4.6. The results conrm that mean and
variance of delay distribution from LE model correlates well with SPICE model, with
average error less than 3%.It can be observed that for 20% metallic tubes (Pm), the delay
in the circuit increases on an average by 15%. Moreover, the variance in delay is much
higher and mean delay is worst at smaller pitch due to screening eect as shown in Fig-
ure 4.6(a). It suggests that the delay in CNFET circuits show less variation with tube
removal at larger CNT pitch.
4.3.3 Impact of Cgtg on the Variance in Statistical Delay
In some cases, by ignoring the Cgtg capacitance had negligible impact on the mean delay.
However, the variance in the delay distribution compared to SPICE simulation is signif-
icantly large as shown in Figure 4.7. The average variance in the delay without Cgtg
is 71%, which reduces to around 2% when Cgtg is included in the capacitance formula.
Hence, we have included Cgtg in our analysis and models development.
4.3.4 Decoder circuit-level Analysis
Next, we do the statistical delay analysis for more complex circuits, such as decoder,
the results are shown in Figure 4.8. In this experiment, 100 decoders with Pm=5% are
simulated using Stanford SPICE model as well as PAPF LE model. The mean delay from
the SPICE simulations and the model is 11.83ps and 11.9ps respectively, with an error of
0.53%. The variance of delay distribution using the model has an error of 2.64%. Apart
from very few corner cases, the model correlates closely with the SPICE simulations.
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Figure 4.6: Statistical analysis of 1000 instances of two stage inverter using Stanford
Spice and CNFET LE model for CNT pitch at (a) 2nm. (b) 6nm. (c) 10nm
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Figure 4.7: Impact of Cgtg on the variance in statistical delay of a CNFET circuit in the
presence of metallic tubes.
It is observed that for 5% metallic tubes, the circuit delay may vary up to 14%. Our
experiments suggest that the removal of tubes is more signicant for larger CNT pitch.
The increase in delay due to removal of tubes at smaller pitch is mitigated by the reduced
screening eect. The runtime of statistical delay analysis for decoder circuits using PAPF
based model is 0.120 sec as compared to 32200 sec from SPICE simulation, which can be
highly desirable for early fast and accurate delay analysis. We have conducted detailed
runtime analysis for dierent circuit types by PAPF LE model, this is presented in [6].
4.3.5 Runtime Analysis
Table 4.3 shows the runtime comparison of CNFET LE model with SPICE simulation
results for dierent stages, branching and circuit complexity, and number of instances.
The circuit with single instance represents the ideal case with no metallic tubes present.
The circuits with multiple instances represent the statistical analysis in the presence of
metallic tubes. The percentage of metallic tubes has no impact on the SPICE simulations
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Figure 4.8: Delay distribution of 100 decoder circuits for Pm = 5% and with 5% error
amount.
Table 4.3: Runtime comparison between SPICE simulations and CNFET LE model.
Circuit (instances) Simulation (sec) Our Model (sec)
INV-INV (1) 18.8 0.052
NAND-NAND (1) 21.2 0.075
NAND-NOR-INV (1) 62.3 0.094
2-stage decoder (1) 46.8 0.087
3-stage decoder (1) 310.5 0.117
3-stage decoder (100) 32200 0.120
INV-INV (200) 3980 0.118
runtime. The runtime of simulations depends greatly on the circuit topology.
4.4 SUMMARY AND CONCLUSION
We have analyzed the impact of metallic tube removal and resulting non-uniform pitch
distribution on the gate capacitance and delay in the circuits. The position-aware gate
capacitance shows large dierence from the position-unaware capacitance at higher Pm
factor. The dierence between the capacitances calculated considering removed tube
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positions and calculated using averaged pitch values, increases with increasing percent-
age of metallic tubes initially present, Pm. The variance of position-aware capacitance
distribution increases with Pm, as the inuence of position becomes signicant. The de-
lay estimated from position-aware Logical Eort model correlates well with the SPICE
simulations. The dierence in delay calculation for CNFET-based gates and circuits es-
timated from PAPF model is within 2% to 5% range as compared to SPICE simulation.
The delay estimated from the developed LE model works well for Pm from 0% to 25%.
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CHAPTER 5
OPTIMIZATION OF CNFET CIRCUITS
Part of this chapter has been published in:
• M. Ali, M. A. Ahmed and M. Chrzanowska-Jeske, "Logical Eort Framework for
CNFET-Based VLSI Circuits for Delay and Area Optimization," in IEEE Transac-
tions on Very Large Scale Integration (VLSI) Systems, March 2019, pp. 573-586.
In this chapter, we present a comprehensive methodology and steps for optimizing the
performance and area of CNFET circuits [3]. As discussed in the introduction section,
most of the proposed methods and techniques may help to improve the performance
of the gates or to ensure that the gates are functional. However, the impact of criti-
cal circuit level parameters is ignored such as wire parasitic, number of stages, fan-out
(FO) and branching eort and so on in the CNFET circuits. Hence, these methods have
limited solution space which may result in the local optima. In this section, we propose
comprehensive performance and area optimization framework for CNFET circuits based
on developed PALE and PAPF LE models and LSGS (Large-scale Gate Sizing) algorithm
from Joshi et al. [63]. The existing work [33] [63] modeled the combinational circuits as
geometrical programming (GP) problem and presented the method for fast optimization
of CMOS gate sizes. The key features developed for CNFET-based circuits as part of
LSGS algorithm are discussed as follow.
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1. Implementation of circuit level techniques (CLT), such as optimizing the number
of stages, the fan-out and branching eort, to achieve global optima as well as
optimization of number of CNTs or gate sizing in a CNFET.
2. Incorporating the impact of wire parasitic on the circuit performance for more
realistic and accurate optimization using Rent's Rule method to obtain the wire-
length distribution of each circuit.
3. Implementation of PALE and PAPF LE models to include the impact of CNFET
screening and CNT density variations during optimization to meet the desired
performance specications accurately.
5.1 OPTIMIZATION METHODOLOGY
In this section, we present a comprehensive methodology and steps for optimizing the
performance and area of CNFET circuits.
5.1.1 Optimization Flow
The ow diagram of the developed optimization framework is shown in Figure 5.1. The
technology parameters such as CNT pitch, initial Ntur, percentage of metallic tube (Pm),
percentage of removed tubes (Pr), etching techniques such as VMR or SCE, gate netlist
and circuit topology are provided as input to the optimization framework. We write the
equations for delay and arrival time for each gate based on PALE and PAPF-based LE
models for ideal and realistic cases with metallic tubes variations, respectively.
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Figure 5.1: Flow diagram of optimization framework for CNFET-based circuits.
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5.1.2 Cost Function
The objective function of the problem is the optimization of gate sizes to achieve mini-
mum area meeting the desired timing specications, as shown in (5.1).
min
(area)∈R
C(x) = area (5.1)
subject to
n∑
i=0
dpathi ≤ dmax
where dpathi represents the delay of the ith gate in a certain path and dmax is the upper
bound on the gate delay.
The LE framework suggests that the number of stages can be critical in determining
the overall delay of the circuits. In our algorithm, it is achieved by randomly selecting
the nets and adding/removing even number of buers from the circuit without altering
the functionality. The FO of the critical nets is optimized before doing the sizing of all
the gates. It helps to start the optimization phase with a better synthesized netlist with
considering the screening eect and density variations, which useful for the algorithm
to converge with global optimum solution. The cost function is evaluated at each iter-
ation until stopping criteria are met. Our algorithm terminates if the certain number of
iterations dened by the user are reached or desired timing specications are met. The
eectiveness of our approach in improving the area and performance of the benchmark
circuits is discussed in the results section. The optimization algorithm and steps are
discussed as follow.
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Algorithm 1 Optimization Algorithm
1: x=initial number of tubes (gate size);
2: dmin=minimum delay of each gate;
3: k = wire load of each gate;
4: FO= fan-out;
5: area= initial area;
6: delay = initial delay based on dmin, k and FO;
7: T=timing specication vector;
8: while itr ≤ length(T ) do
9: Apply CLT
10: amin = minimize area s.t. dmax ≤ T
11: new_x = x + (apply CLT+amin)
12: new_area = area + (apply CLT+amin)
13: new_delay = delay + (apply CLT+amin)
14: end
15: return (new_x, new_area, new_delay)
5.1.3 Algorithm
1. Initialization: In the rst step, all the gates are assigned initial number of tubes
to minimize delay, represented as a vector x. The minimum delay of each gate is
computed using PALE, and represented as dmin vector. The wire load for each gate
is computed using Rent's Rule, and represented as k vector. The primary outputs
are assigned maximum load value. The gate connectivity is represented as fan-out
(FO) matrix, which denes fan-out for each gate. The initial area and delay of each
gate are computed based on the x, dmin, k, FO.
2. Timing Specication: We dene the timing specication vector (T) that each
circuit is required to meet. The length of the vector T denes the number of iter-
ations.
3. Apply CLT: We apply certain CLT to optimize the performance of the circuit
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prior to tube optimization. These techniques are categorized as: (1) optimizing
the number of stages (buer insertion); (2) optimiziation of branching eort; (3)
FO optimization and (4) optimizing the gate sizes. These techniques are applied
to individual nets at each iteration prior to tube optimization. The CLT (1) and (2)
are used for limited circuits with additional steps.
4. Tube Optimization: After performing CLT, we optimize the number of tubes in
each gate to minimize the total area such that the maximum delay of each path
does not exceed the timing specied in step 2. This step is performed using LSGS
algorithm.
5. Stopping Criteria: The algorithm terminates after a certain number of iterations.
The number of iterations is dened by timing specication. The nal output of the
ow is the optimized gate sizes, delay of each gate and area of the circuit.
5.2 PARAMETERS ESTIMATION
In this section, we describe the methods used for estimation of parameters dened in
the cost function.
5.2.1 Delay Estimation
The delay of each gate is represented in (5.2), and depends on its size and size of load it
drives.
Di = dmini +
gi +
∑
j∈FO(i) Fi jx j
xi
,where i = 1, 2, ..n (5.2)
Alternatively, the delay model in (5.2) can be represented as RC delay model of gates and
wires as shown in (5.3). Here, ri, cinti and cini are driving resistance, internal capacitance
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and the input capacitance of a minimum-size inverter of gate i, respectively. cwirei is the
the wire load capacitance for gate i. It is assumed that the internal capacitance and input
capacitance of gate scales linearly with the scale factor, and therefore, it is represented
as cinj .
Di = rixi
(
cinti xi + c
wire
i +
∑
j∈FO(i)
cinj x j
)
(5.3)
The equivalence between timing models in (5.2) and (5.3) can be represented as below.
dmini = ric
int
i , gi = ric
wire
i , i = 1, 2, ..n,
Fi j =

ricinj , j ∈ FO(i)
0, otherwise
However, in our implementation dmini for CNFET gates is estimated based on PALE.
If there are no metallic tubes in the circuit, (Pm = 0%), internal delay of the gates is
obtained using pitch factor (PF) from (3.6) and (3.10), which depends on CNT pitch and
their count. On the other hand, for Pm greater than 0%, the delay of the gates also depend
on the position of metallic tubes removed, and it is estimated using PAPF LE model from
(4.3) and (4.4).
dmini =

ricinti
PF
, Pm = 0%
ricinti
PAPF
, otherwise
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5.2.2 Impact of Wire Load and Estimation
The wire load for output gates is computed based on the wire-length distribution ob-
tained for each benchmark circuit using the Rent's Rule. We have used longest wire
to compute the value of constant load driven by all the output gates. The inclusion of
wire parasitic is necessary for realistic optimization of tubes and gate sizes for CNFET
circuits. We take an example of small ISCAS benchmark circuit (c17) to show that the
impact of wire load. The gate #5 and #6 are the output gates and drive constant wire load
dened by minimum, average and maximum (worst) wire-length. Figure 5.2(a) shows
that the delay of output gates vary signicantly under dierent wire load and cannot be
ignored during the optimization. If we ignore the impact of wires during optimization,
we may get optimum gate sizes as for minimum wire in Figure 5.2(b). However, the op-
timal gate sizes needed for worst size are double of minimum wire. Figure 5.3 shows the
optimal gate sizes in 10k circuit with and without applying the CLT. After applying the
CLT, the gate sizes of some critical gate is larger than their size without any CLT. Hence,
our optimization algorithm takes the impact of wire load into account and optimize the
gate sizes better for overall minimization of the area and delay.
Figure 5.2: Impact of wires on the (a) delay of c17 circuit, (b) optimal gate sizes of c17.
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Figure 5.3: Optimized gate sizes in 10k circuit with and without CLT.
In addition, cwirei in our algorithm is computed using the Rent's Rule [18] given by
(5.4). The longest wire obtained from the wire-length distribution is used to calculate
the total wire capacitance. The capacitance per unit length for 32µm (0.2 f F/µm) is mul-
tiplied by the longest wire in the circuit to obtain wire capacitance which acts as load for
all output gates. The delay estimation and optimization are done, considering a constant
wire load, which results in better optimization of circuit performance. Since, the number
of buers and their positions are not known until placement and routing stages, so we
have ignored their impact on the wire delay estimation during optimization.
Region I: 1 ≤ ` ≤
√
N
i(`) =
αk
2
Γ
(
`3
3
− 2
√
N`2 + 2N`
)
`2p−4
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Region II:
√
N ≤ ` ≤ 2
√
N
i(`) =
αk
6
Γ
(
2
√
N − `
)3
`2p−4 (5.4)
Where ` is the length of interconnect in units of gate pitches, N is the number of
logic gates, p is the Rent's exponent, α is the fraction of the on-chip terminals acting as
a sink and depends on average fanout given by (5.5), and Γ is given by (5.6).
α =
FO
FO + 1
(5.5)
Γ =
2N(1 − N p−1)(
− N p 1+2p−2
2p−1
p(2p−1)(p−1)(2p−3) −
1
6p +
2
√
N
2p−1 −
N
p−1
) (5.6)
5.2.3 Area Estimation
The total area of CNFET circuits given by (5.7), where ai is the area of the minimum-size
ith gate, and xi represents the optimized size of ith gate at each iteration.
area =
n∑
i=0
aixi (5.7)
The eective width of each gate is the product of the assigned number of tubes to
the gate and given CNT spacing. The product of calculated width and given length
(technology) of the channel is dened as the area occupied by each transistor in the
gate. The total circuit area is obtained by the summation of area occupied by each gate
depending on the connectivity of each gate in the circuit.
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Figure 5.4: The runtime and normalized area and delay product (ADP) after tube opti-
mization for dierent size of OpenSPARC circuits.
5.3 EXPERIMENT RESULTS
In this section, we present the delay and the area optimization of CNFET circuits using
developed optimization tool. We have used ISCAS-85 and OpenSPARC benchmark cir-
cuits for these experiments. The gate-level verilog netlist from ISCAS and OpenSPARC
benchmark circuits are used for the validation of optimization tool and it is translated
into MATLAB format. The MATLAB database stores the area and initial delay of indi-
vidual gates, connectivity matrix required by LSGS optimization algorithm. We consider
initial size is the maximum area of the gates to achieve minimum delay. For simplistic
comparison with linear and non-linear models, we have only considered the gate count
and hardware specications. The intrinsic delay of each gate is estimated using our
PALE and PAPF models. The wire-length for each circuit is computed using Rent's Rule.
The Rent's coecient, k, is a scaling constant, which is found to be experimentally cor-
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Table 5.1: Total delay and area of ISCAS and OpenSPARC benchmark circuits with tube
optimization and with tube + CLT both including runtime comparison of our Algorithm
with linear model (LM) and non-linear model (NLM) on a single 2.6GHz processor with
no parallelization
ISCAS
Circuit
Area Total Delay (ns) Runtime (sec)Ideal case (P=4nm) Metallic tube variation
Actual Optimal w/o with ∆ w/o with ∆ Our LM NLM
(µm) (µm) CLT CLT (%) CLT CLT (%) Algorithm
c17 86.0 48.224 0.061 0.058 - 4.2 0.063 0.059 -3.1 0.2 201.5 1.63e+4
c1355 2.97e+04 1.49e+04 17.51 13.29 -24.2 17.96 13.72 -23.7 12.2 530.7 5.64e+4
c3540 7.62e+04 3.81e+04 61.77 48.18 -22.1 63.06 49.63 -21.3 57.1 1068.2 1.22e+5
c5315 1.05e+05 5.72e+04 96.98 73.65 -24.1 99.57 75.93 -23.8 156 1504.9 1.75e+5
c7552 1.63e+05 8.20e+04 145.1 116.0 -22.1 149.8 119.2 -20.5 369 2055.2 2.42e+5
10k 2.15e+05 1.08e+05 220.4 178.0 -19.3 226.4 183.2 -22.4 522 2657.4 3.15e+5
OpenSPARC
des3_area 8.12e+04 2.04e+04 96.54 93.14 -3.6 102.26 97.82 -4.4 185 1.44E+03 1.66E+05
aes_core 3.76e+05 9.40e+04 396.34 374.98 -5.5 409.78 379.3 -7.5 4510 4.99E+03 6.45E+05
wb_conmax 4.83e+05 1.21e+05 1076.12 879.59 -18.3 1152.26 888.89 -22.9 8380 1.15E+04 9.00E+05
ethernet 7.47e+05 2.87e+05 4027.5 2939.9 -27 4135.7 3205.6 -22.5 18300 2.60E+04 1.81E+06
responding to the average number of pins per module and typically varies from 3.5-4.7.
The Rent's exponent, p, is the feature parameter of the circuit. In realistic 2D circuits,
it ranges from 0.5 for highly-regular circuits (such as SRAM) to 0.75 for random logic.
Since, our experiments are done on logic circuits, we chose p=0.75 as more appropriate
value. We chose FO = 2.8. It is assumed that each output gate is driving a constant wire
load determined based on the wire-length distribution of the circuit.
Table 5.1 presents the area and total delay of ISCAS and OpenSPARC benchmark cir-
cuits for ideal case (semiconducting tubes only) and with metallic tubes variations. The
delay of gates includes its intrinsic delay, as well as the delay due to driving other gates
or constant wire load. The introduction of CLT prior to tube optimization improves the
delay in the circuits by up to 27% for both ideal and realistic scenarios. The increase
in total delay due to the presence of 25% metallic tubes is around 3% on average. This
suggests that the overall impact of tube removal on the performance of CNFET circuits
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averages out due to removal of tubes from input and fan-out gates. Our algorithm also
reduces the total area by more than 2X for all benchmark circuits. The signicant reduc-
tion in total delay is due to substantial decline in the worst delay which can be attributed
to unoptimized FO or stages in the critical paths.
We have run experiments using our optimization tool with PALE model for large
OpenSPARC benchmark circuits with high gate count, more complexity and higher re-
convergent fanout to demonstrate the scalability of the proposed algorithm as shown
in Figure 5.4. It shows the runtime and normalized ADP with tube optimization for dif-
ferent size of OpenSPARC modules. The normalized ADP is the ratio of ADP with tube
optimization to the ADP without any optimization. It is observed that the average nor-
malized ADP of tested modules is around 0.27. Figure 5.5 shows the delay distribution
of individual gates in 10k circuit with and without the CLT. The encircled region shows
the delay of the critical gates exceeding 100ps and signicantly impacting the worst and
total delay in the circuit. Figure 5.6 shows the delay of 100 critical gates in the dierent
benchmark circuits. It can be observed that the delay of critical gates reduced signi-
cantly with the CLT prior to tube optimization, which plays critical role in decreasing
the total delay signicantly. It can be observed that our algorithm helps to minimize
the delay of these critical gates, which helps in reducing the overall delay. The results
suggest that prior circuit optimization helps to achieve global optima, as oppose to tube
optimization which may give only local optimum solution. It can be concluded that our
optimization algorithm helps reducing the delay in critical gates, thereby improving the
area and the performance of the circuit.
We compare the runtime of our algorithm with the runtime of optimization algo-
rithm discussed in [31] using linear model (LM) and non-linear timing model (NLM)
for CNFET circuit delay computation. The reported runtime in Table 5.1 for NLM and
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Figure 5.5: Delay Distribution of Gates in 10k circuit.
LM for ISCAS and OpenSPARC benchmark circuits is estimated based on reported gate
count, comparable optimization options and machine specication, which is reasonable
assumption for runtime comparison. The delay of CNFET circuits in optimization frame-
work [31] is estimated using Monte Carlo statistical timing analysis approach as de-
scribed in [72]. However, Hills et al. [31] linearized the nonlinear timing model in [72]
to analyze the impact of CNT variations on CNFET circuit delay variations. In our op-
timization algorithm, we use PAPF model for quick and fairly accurate estimation of
delay in the presence of CNT variations. This reduces the overall runtime of our al-
gorithm signicantly compared to linearized and non-linear timing model. It must be
noted that the objective function in [31] is to minimize energy under delay constraints.
Whereas, in our cost function, the area of CNFET circuits is minimized to meet specic
timing constraint. Our optimization tool shows signicant runtime improvement over
linear and non-linear timing models as shown in Table 5.1.
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Figure 5.6: Delay of 100 critical gates for dierent benchmark circuits with and without
CLT.
5.4 SUMMARY AND CONCLUSION
Applying circuit level techniques (CLT) prior to tube optimization in CNFET circuits
help to reduce the delay in the benchmark circuits by up to 27% and area by 2.5X. The
inclusion of wire parasitic load is essential for achieving optimal number of tubes in the
CNFET gates, and for the true optimization of area and delay in the circuits. The use of
fast and more accurate LE-based models for the estimation of delay in CNFET circuits
helps in reducing the runtime of optimization algorithm signicantly as compared to
existing SPICE simulation and statistical methods. The developed framework can be
successfully deployed in early design cycle and pre-layout stages of the design phase for
more realistic evaluation and optimization of the CNFET-based VLSI circuits.
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CHAPTER 6
CNT POSITION-AWARE YIELD ESTIMATION
The authors in [7], [55] and [71] developed current-based models and methodologies
to predict functional yield for the CNFET-based designs. The functional yield of the
gate depends on the number of tubes in the gates in the presence of the metallic tubes,
count and density variations after metallic tubes removal. The approaches for yield
estimation for CNFET-based standard cells and SRAM are discussed in [68] and [40]
respectively. However, most of this work relies on the probability of the number of
tubes required for a gate to be functional and the required number of tubes to meet
certain delay without considering the impact of pitch and charge screening eect. Most
of these approaches predicts yields for gate-level, and the performance of the circuits
is not modeled. However, it is known that performance of the circuit depends on the
factors like fanout, wire parasitics and load capacitance which are not modeled at gate-
level. Hence, these approaches have some limitations. We develop probabilistic model to
estimate functional Yield in presence of CNT variations. Our experiments suggest that
the performance of a gate is greatly inuenced by screening eect at smaller CNT Pitch
(in particular it depends on the position of the tube in the CNTs array), which needs to be
considered for accurate yield estimation. Also, the SPICE simulation-based techniques
which depends on calculating ION and IOFF currents for estimation of functional yield,
have large runtime overhead, and may not be suitable for large CNFET circuits. As
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we discussed in previous chapters, our LE based models are very fast in nature and
address runtime bottlenecks at circuit level. The existing yield model based on regular
probability is taken from [7] for comparison with our model which is extended to include
conditional probability.
As we discussed previously, the delay and power consumption in CNFET-based gates
and circuits increase signicantly due to the presence of metallic tubes in a CNFET. The
rise in the CNFET delay and power consumption depend on the percentage of metallic
tube and may result in functional failures. The functional yield of CNFET logic gates
depends on the gate topology and number of tubes (CNTs) remaining in the transistor
after removal of metallic tubes. The functional yield of a logic gate is dened as the ratio
of a number of functional gates to the total number of gates. The gates are functional, if
the delay in gates is below the dened delay threshold in the presence of metallic tubes.
In this work, we propose more accurate probabilistic yield models which incorpo-
rates the screening eect due to removal of the metallic tubes with signicant runtime
benet. The steps for analytical model development is discussed below:
• Estimation of number ofCNTs andminimumPitch tomeet theDelayCon-
straint: The developed CNFET LE models are used to determine the desire tube
and pitch conguration in the transistor to keep the delay below the delay thresh-
old. This step generates a list of possible conguration with number of tubes and
minimum desired pitch to meet the delay limit, for e.g., (Nt1, Pt1) (Nt2, Pt2).....(Ntn,
Ptn).
• Probability of Functional Gates: The probability of the functional gates is de-
termined using the congurations obtained at the end of previous step. The prob-
ability of the transistors to be functional in pull-up and pull-down positions of a
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logic gate while meeting the delay threshold is represented as P f _d, P f _u. The con-
ditional probabilities depend on the tube and pitch conguration and type of gate.
For certain number of tubes in the transistor, the position of the tubes removed is
critical for gate to be functional. Hence, the conditional probability is necessary
to account for the desired tube conguration.
P f _d = P f _u =
Nn∑
i=0
( Pri
Pri−1
+
Pri
Pri+1
)i(
1 −
( Pri
Pri−1
+
Pri
Pri+1
))Ntur−i Ntur
i
• Functional Yield of CNFET Logic Gates: A functional gate requires both pull-
up and pull-down network to be functional. The yield of the gate can be dened as
the product of the probabilities of pull-up and pull-down network being functional.
Y f = P f _d ∗ P f _u
• Functional Yield of CNFET-based Circuits: The functional yield of a connec-
tion using CNFETs requires all the gates in the connection to be functional. Hence,
the functional yield of a connection is represented as the product of yield of indi-
vidual gates. The pseudo code of functional yield estimation algorithm is shown
in table (Algorithm 2). Where, Npath represents path in a circuit in which proba-
bility of each gate instance needs to be calculated and Ngates represents gates with
pull-up and pull-down network in a specic path of the circuit.
Y =
Ngates∏
i=0
αiY f i
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Algorithm 2 Yield Estimation using developed Logical Eort models
1: Begin;
2: Dene NCNFET , PCNFET , Pm
3: Dene Npath
4: for i← 1 to Npath do
5: for j← 1 to Ngates do
6: Using developed LE Model to calculate desired tubes (Ntur) and pitch (Pcnt)
7: Calculate Probability:
8: P f _d = P f _u =
∑Nn
i=0
(
Pri
Pri−1
+ PriPri+1
)i(
1 −
(
Pri
Pri−1
+ PriPri+1
))Ntur−i Ntur
i
9: Calculate Yield:
10: Ygate =
Ngates∏
i=0
Prgate
11: j++;
12: end;
13: Calcualte Circuit Yield:
14: Ycircuit =
Ngates∏
i=0
Ygate
15: end;
16: end;
6.1 FUNCTIONAL YIELD OF INVERTER
In this section, the functional yield of inverter gate is estimated using proposed proba-
bilistic yield model. The analysis is based on the following assumptions:
• The ideal CNFET has 8 tubes with 4nm pitch. The screening eect is dominant at
smaller pitch.
• The removal process only removes metallic tube and no semiconducting tubes are
removed.
• The delay limit is dened as 1.2x of the ideal gate delay.
Below are two main steps for estimating overall yield.
Step 1: Estimating the number of CNTs andminimum desired Pitch: The developed CNFET
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Logical Eort models are used to determine the desire tube and pitch conguration to
meet the delay threshold. Table 6.1 reports the desired number of tubes and minimum
pitch using existing and proposed models. It can be clearly seen, that proposed model
suggests more number of congurations passing delay criteria. Hence, for 6 tubes or
above, yield is independent of the pitch and associated screening eect. However, for
number of tubes below 6, the screening eect goes down due to removal of tubes. Due
to lower screening eect, the delay of transistor remains below threshold in spite of only
4 tubes.
Step 2: Probabilities of Pull-up and Pull-downNetwork to be Functional: The probability
of pull-up and pull-down network to be functional is same and computed using proposed
congurations in previous step. As it can be seen in Table 6.1 that the for at least 6 tubes
at 4nm technology, the probabilities of gate to be functional can be calculated using
existing models. However, for the number of tubes below 6, the conditional probability
is more suitable to account for pitch and position of tubes.
Table 6.1: Comparison of number of CNTs and pitch desired to meet Delay limits
Existing model Proposed model
Nt1 Pt1 Nt1 Pt1
8 4nm 8 4nm
7 4nm 7 4nm
6 4nm 6 4nm
- - 5 6nm
- - 4 8nm
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The probability of 6 tubes or more in transistor is given by:
P f _d = P f _u =
8∑
i=6
(Pri)i(1 − Pri)8−i
8
i
The probability of tubes below 6 and desired pitch is given by:
P f _d = P f _u =
6∑
i=0
( Pri
Pri−1
+
Pri
Pri+1
)i(
1 −
( Pri
Pri−1
+
Pri
Pri+1
))8−i 8
i
Step 3: Yield of the CNFET gate: The yield of the gate is dened by the product of pull-
down and pull-up probabilities.
Y f = P f _d ∗ P f _u
6.2 FUNCTIONAL YIELD OF 3-STAGE INVERTER:
The functional yield of a circuit depends on the yield of individual gates in the circuit.
The yield of a 3-stage inverter requires each gate to be functional in order to achieve
a functional circuit. Once the yield of a logic gate for ideal number of tubes and pitch
is estimated using steps discussed in section 6.1, the yield of 3-stage inverter can be
calculated using following Eq.
Y f = Y f 1 ∗ Y f 2 ∗ Y f 3
6.3 EXPERIMENTAL RESULTS
The reference data from Monte Carlo simulations for validating the probabilistic model
is generated similar to section 4.3. We have used the probabilistic model proposed by
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[7] for estimating the yield for pitch greater than 6nm. At smaller pitch, where the
screening eect is signicant, we have developed the conditional probabilistic model.
The functional yield of logic gates and circuits using proposed Pitch-Aware LE (PALE)
model is discussed here. The probabilistic model is validated using Monte Carlo (MC)
simulations on sample size of 1000. The functional yield for dierent CNT pitch values
is discussed below. Since, the screening eect is dominant at smaller CNT pitch, the
experiments are performed for pitch below 6nm.
6.3.1 Analysis of single Inverter Gate
We assume the ideal transistor has 8 tubes. The percentage of metallic tubes (Pm) present
in the circuit is 10%. The delay threshold required for the gate to be functional is 1.2X of
the ideal delay. The functional yield of the inverter for given tubes, pitch and percentage
of metallic tube is estimated using following steps.
Step 1: Estimation of Tubes and Pitch: We use PALE model to estimate the number
of tubes and pitch to meet the delay threshold. Tables 6.2 and 6.3 show the number of
tubes and desired pitch for 4nm and 2nm respectively. As shown in these tables, the
screening eect based on actual positions of CNTs helps to qualify more congurations
as functional gate.
Step 2: Probabilities of Pull-up and Pull-downNetwork to be Functional: The probability
for networks being functional using existing and functional models is shown below:
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Table 6.2: Comparison of desired tubes and pitch for functional inverter using existing
and proposed models for CNT pitch 4nm
Existing model Proposed model
Nt1 Pt1 Nt1 Pt1
8 4nm 8 4nm
7 4nm 7 4nm
6 4nm 6 4nm
- - 5 6nm
- - 4 8nm
Table 6.3: Comparison of desired tubes and pitch for functional inverter using existing
and proposed models for CNT pitch 2nm
Existing model Proposed model
Nt1 Pt1 Nt1 Pt1
8 2nm 8 2nm
7 2nm 7 2nm
6 2nm 6 2nm
- - 5 3nm
- - 4 4nm
- - 3 5nm
- - 2 8nm
P f _d(Existing_model) = 0.962
P f _d(Proposed_model) = 0.978
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Step 3: Yield of the CNFET gate: The yield of the inverter gate is obtained by the product
of the pull-up and pull-down probabilities for 4nm pitch.
Y f (Existing_model) = 92.5%
Y f (Proposed_model) = 95.6%
For 2nm pitch, the probabilities of the pull-up and pull-down networks are dierent
based on the proposed model. However, the existing model gives the same yield as
at 4nm pitch. The probability of gate being functional and yield at 2nm pitch using
conguration in Table 6.4 using existing and proposed models is given below.
P f _d(Proposed_model) = 0.989
Y f (Proposed_model) = 98.1%
6.3.2 Analysis of 2-stage Inverter Gate
The yield of the 2-stage inverter is obtained by the product of functional yield of indi-
vidual inverter. Hence, the functional yield of 2-stage inverter chain using existing and
proposed models at 4nm pitch is given below.
Y f _circuit(Existing_model) = 85.6%
Y f _circuit(Proposed_model) = 91.3%
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Figure 6.1: Comparison of existing yield model and proposed model with MC simula-
tions.
The yield of 2-stage inverter at 2nm CNT pitch is given by Eq. (9)
Y f (Proposed_model) = 96.2%
The comparison of the proposed yield model with MC simulations is shown in Figure
6.1 for dierent gates and circuits. The existing yield model shows a dierence of 6% and
11% with MC simulations at gate-level and circuit level respectively. The proposed model
predicts yield within 1% dierence with MC simulations.
The accuracy and runtime of predicting yield using proposed model is compared
with existing model and MC simulations in Table 6.4. The error in yield prediction using
existing model is up to 10%, while the proposed model predicts yield with error less than
1%. Also, the proposed model has runtime 1000x better than MC simulations.
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Table 6.4: Comparison of accuracy and runtime using existing and proposed models
Circuit
Error (%) Runtime (sec)
Existing Proposed Existing Proposed Monte Carlo
Model Model Model Model Simulation
INV(4nm) 3.334 0.094 1.5 1.6 716
INV(2nm) 6.377 0.709 1.5 1.6 744
2-stage INV (4nm) 5.582 0.705 2.0 2.1 3980
2-stage INV (2nm) 10.686 0.455 2.0 2.1 3980
2-stage decoder (4nm) 15.42 1.07 1.2 1.2 1750
6.4 SUMMARY AND CONCLUSION
Our experiments show that CNT position to account for accurate charge screening at
smaller pitch is important for yield estimation. Our proposed model is correlated within
1% at small pitch values for CNFET gate and circuit level with Monte Carlo simulation
methods and it is 1000X better in runtime.
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CHAPTER 7
CONTRIBUTIONS, CONCLUSIONS & FUTURE WORK
Scaling transistors and following Moore's law have served the Silicon industry well for
over ve decades in providing integrated circuits that are denser, cheaper, higher perfor-
mance, and lower power. However, Si based integrated circuits technology is approach-
ing physical and manufacturing limits. The reliability challenges, process variations and
short channel eects are also becoming prominent.
On top of that, Novel computing paradigms and applications introduce higher per-
formance and eciency requirements. The academic and industry are focusing more on
Beyond-CMOS technologies, which may provide the required devices, processes, and
architectures for the new era of computing. CNFETs have been identied as a potential
candidate for future integrated circuits due to superior electrostatic properties, ballistic
transport of charge carriers and other key advantages. The imperfections in CNT growth
(cause of CNT variations) and CNFET specic parameters impact performance, power
and yield of CNFET-based circuits. In this work, we have analyzed the impact of CNFET
specic parameters and CNT variations on the drive strength and delay for dierent
CNFET gates and circuits congurations. Moreover, models are developed to do accu-
rate performance evaluation, optimization and yield estimation for large CNFET-based
circuits.
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7.1 CONTRIBUTIONS AND CONCLUSIONS
This thesis has demonstrated the development of accurate models and a framework for
delay and area optimization of CNFET-based VLSI circuits considering the impact of
CNFET specic parameters and CNT variations. These parameters like CNT pitch, tubes,
CNTs density and metallic tube variations are critical in determining the performance,
power and area (PPA) of CNFET-based VLSI circuits. Therefore, these parameters and
variations must not be ignored for true performance optimization of CNFET circuits.
Applying circuit level techniques (CLT) prior to tube optimization in CNFET circuits,
help in achieving global optimum solution and reducing the delay signicantly in the
benchmark circuits.
In chapter 3, the impact of charge screening eect on the performance of CNFET-
based circuits has been studied and CMOS based Logical Eort model is enhanced to
account for CNFET specic parameters. The developed PALE model results in fast and
accurate performance evaluation of CNFET gates and circuits with average error of 5%
as compared to SPICE simulations.
We have analyzed the impact of CNT variations and metallic tube removal on the
gate capacitance and delay in the CNFET gates and circuits for dierent CNT removal
techniques using Monte Carlo simulations in chapter 4. The closed-form Position-Aware
Pitch-Factor (PAPF) model for accurate performance evaluation of large CNFET-based
circuits in the presence of imperfection is developed. The dierence in delay calculation
for CNFET-based gates and circuits estimated from PAPF model is within 2% to 5% range
as compared to SPICE simulation and it works well for Pm from 0% to 25%.
In chapter 5, we have demonstrated an optimization tool using PALE and PAPF mod-
els based on LSGS algorithm by incorporating CNFET-specic parameters and CNTs
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count variations, to minimize the area and delay product (ADP) of CNFET circuits. The
proposed circuit-level techniques (CLT); FO optimization and sizing of gates, help to re-
duce the delay in the benchmark circuits by up to 27% and area by 2.5X. The addition of
wire load, PALE and PAPF models to account for CNFET specic features and variations
improve the overall accuracy of optimization framework.
In chapter 6, we propose more accurate probabilistic yield model which incorporates
the screening eect due to removal of the metallic tubes with signicant runtime benet.
The existing yield estimation approach relies on the probability of the number of tubes
required for a gate to be functional and the required number of tubes to meet certain
delay without considering the impact of pitch and charge screening eect. Our proposed
yield model is validated with Monte Carlo simulations with 1% error at small pitch values
for CNFET gates and circuits and it shows 1000X runtime improvement.
In summary below is the list of specic contributions of this work:
• Analysis of the impact of CNFET specic parameters and CNT variations on the
drive strength and delay for dierent CNFET congurations; (width, number of
CNTs and spacing between them), the eects due to these parameters and vari-
ations are captured accurately in simple empirical closed-form developed models
which enable to do performance evaluation, optimization and yield estimation for
large CNFET-based circuits
• For accurate and fast delay estimation for ideal case (without any CNT variations),
Pitch-Aware Logical Eort (PALE) model is developed by incorporating the impact
of CNFET specic parameters for CNFET-based circuits, including the develop-
ment of the reference inverter and the technology parameter for CNFET.
• Development of closed-form Position-Aware Logical Eort (PAPF) model for per-
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formance evaluation of large CNFET-based circuits in the presence of CNT count
and density variations (dierent number of tubes with non-uniform spacing and
position in CNFET channel).
• ADP (Area and Delay Product) optimization tool is developed, by incorporating
circuit level techniques (FO optimization and gate sizing), wire load, PALE and
PAPF developed LE models to incorporate CNFET-specic parameters and CNT
variations in ADP optimization.
• The probabilistic model for better functional yield estimation is presented for CN-
FET gates and circuits by comprehending the impact due to statistical removal
of CNTs including inuence of position of removal tubes and its eect on charge
screening at smaller pitch.
7.1.1 Conclusions
• CNFET gates with same width, can have signicantly dierent delay and func-
tional yield depending on the number of CNTs and spacing between them. The
increase in CNT count at smaller pitch may not always help to improve CNFET
performance due to increase in charge screening between CNTs.
• We showed that the removal of tubes due to the presence of metallic tubes may not
impact the performance of the circuit. The tube removal from specic positions
for smaller CNT pitch (6nm and below) reduces the screening eect signicantly
that compensates for the lower tube count.
• Area and Delay Product (ADP) results show that the CNFET-specic parameters
and CNT variations impact the ADP optimization of CNFET circuits signicantly
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in early design phase and cannot be ignored for accurate optimization.
• Our experiments show that CNT position to account for accurate charge screening
at smaller pitch is important for functional yield estimation.
7.2 FUTUREWORK
CNT technology and CNFET-based circuits are still evolving and there is room to im-
prove and develop new techniques and models, which is important to realize this tech-
nology for real commercial products in future. Below is list of proposed future works
that can be critical for CNFET circuits developments:
• The power analysis is very important in overall circuit level designs. Hence, the
addition of power component to optimization framework in conjunction with per-
formance and area for more comprehensive analysis will be very helpful for circuit
designers in early design stage.
• For industry EDA tools, there is need to have technology le for CNFETs. There is
need to develop accurate technology le for EDA tools by including the impact of
CNFET specic parameters and CNT variations. Our developed PALE and PAPF
models can be used to develop accurate technology les for EDA tools usage.
• The long simulation runtime for large circuits is always a concern. The parallelism
features can be incorporated using distributed machine processing approaches to
further improve runtime of our tool.
• Due to limitations in the SPICE models beyond 32nm, the validation of PALE and
PAPF models is done for 32nm technology node only. Once accurate SPICE mod-
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els are available, experimental validation of the optimization tool can be done to
ensure compatibility with dierent technology nodes beyond 32nm.
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APPENDIX 
GLOSSARY
A.1 NOMENCLATURE
η Ratio of gate-to-channel capacitance between edge and middle tubes
amin Minimum area
B Branching Eort
Cgc Gate-to-channel capacitance
Cgc_e Gate-to-channel capacitance of edge tubes
Cgc_m Gate-to-channel capacitance of middle tubes
Cgtg Gate-to-gate capacitance
Cin f Coupling capacitance between electrode and tube
CMOS Complementary Metal Oxide Semiconductor
Co f Outer-fringe capacitance
Csr Equivalent capacitance due to Screening Eect
cinti Internal capacitance
cini Input capacitance
D Path Delay
dcn Diameter of CNT
dnorm Normalized Delay
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dmin Minimum Delay
F Path Eort
G Logical Eort of all the gates in the path
g Logical Eort of the gate
gre f Logical Eort of Reference Inverter
Ge Germanium
H Electrical Eort of the path
h Electrical Eort
ION On current
IOFF O current
k Wire load of each gate
Lch Percentage of tubes removal
m −CNT Metallic CNT
NCNEFT Number of CNTs for yield estimation
Ngates Represents gates in a specic path of the circuit
Npath Represents path in a circuit
Nre f Number of tubes in the reference gate
Ntur Number of tubes in the actual gate
p Parasitic Delay
Pcnt Pitch of CNTs
PCNEFT Minimum desired pitch
P f _u Probability of the transistors in pull-up network
P f _d Probability of the transistors in pull-down network
Pm Percentage of metallic tubes
Pr Percentage of tubes removal
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ri Driving resistance of gate i
s −CNT Semiconducting CNT
S i Silicon
S iGe Silicon Germanium
T Timing specication vector
tp Propagation Delay
τ0 Intrinsic delay of a Reference Inverter
x Initial number of tubes
Ycircuit Functional Yield of the circuit
Y f Functional Yield
Ygates Functional Yield of the gate
A.2 ACRONYMS
ADP Area-Delay Product
AFM Atomic Force Microscope
CNT Carbon Nanotube
CNFET Carbon Nanotube Field-Eect Transistor
ESLE Evenly-Spaced Logical Eort
FET Field-Eect Transistors
FO Fanout
FO4 Fanout of 4
GAA Gate-all-around
IRDS International Roadmap for Devices and Systems
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ISCAS International Symposium on Circuits and Systems
LE Logical Eort
LM Linear Model
LSGS Large-Scale Gate Sizing
LUT Look-up-table
MC Monte Carlo
NLM Non-linear Model
PALE Pitch-Aware Logical Eort
PAPF Position-Aware Pitch Factor
PF Pitch Factor
PPA Power, Performance and Area
SCE Selective Chemical Etching
SEM Scanning Electron Microscope
SLE Stochastic Logical Eort
SRAM Static random access memory
SWCNT Single-walled CNT
TEM Transmission Electron Microscope
VLSI Very Large-Scale Integrated circuits
VMR VLSI-compatible Metallic CNT Removal
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